[PATCH v4] clk: rockchip: switch PLLs to slow mode before reboot for rk3288

Heiko Stübner heiko at sntech.de
Tue Dec 1 10:25:24 PST 2015

Am Freitag, 27. November 2015, 10:09:30 schrieb Chris Zhong:
> We've been seeing some crashes at reboot test on rk3288-based systems,
> which boards have not reset pin connected to NPOR, they reboot by
> setting 0xfdb9 to RK3288_GLB_SRST_FST register. If the APLL works in
> a high frequency mode, some IPs might hang during soft reset.
> It appears that we can fix the problem by switching to slow mode before
> reboot, just like what we did before suspend.
> Signed-off-by: Chris Zhong <zyw at rock-chips.com>
> Reviewed-by: Heiko Stuebner <heiko at sntech.de>

applied to my clock branch for 4.5


More information about the Linux-rockchip mailing list