[PATCH v3 0/7] riscv: dts: tenstorrent: Add Atlantis platform
Joel Stanley
joel at jms.id.au
Sun Nov 8 21:10:40 PST 2026
Add initial support for the Tenstorrent Atlantis platform, based on the
Atlantis SoC featuring 8x RVA23-compliant Tenstorrent Ascalon-XG cores.
The series adds a bare bones device tree with the CPU, interrupt
controllers and a UART.
Patches 1, 2, 3, 5, and 6 add compatibles or extensions to existing
bindings.
Patch 4 adds a binding for the aclint timer device, with a new rationale
for including it following discussion with Conor at Plumbers.
The series has been boot tested on QEMU and internal development
platforms.
v2:
https://lore.kernel.org/linux-riscv/20260604143957.668047-1-joel@jms.id.au/
Changes since v2:
- Fixes to prcm_rcpu and aplic dt nodes
- Drop uart1 clock override. UART now depends on a working PRCM driver
- Drop bootargs console=ttyS0 in favour of stdout-path
- Justify aclint mtimer bindings
Changes since v1:
- Rework mtimer bindings, fix reg property, update compatible and use
priv spec as reference
- Drop Drew's sob from bindings patches I wrote
- Add Drew's co-developed-by to dts patch
- Correct aplic num-sources
Drew Fustini (1):
dt-bindings: riscv: add Smrnmi extension description
Joel Stanley (6):
dt-bindings: aplic: Add Tenstorrent Atlantis compatible
dt-bindings: imsics: Add Tenstorrent Atlantis compatible
dt-bindings: riscv: cpus: Add Tenstorrent Ascalon
dt-bindings: timer: Add RISC-V ACLINT mtimer bindings
dt-bindings: riscv: Add Tenstorrent Atlantis platform
riscv: dts: tenstorrent: Add Atlantis platform
MAINTAINERS | 1 +
.../interrupt-controller/riscv,aplic.yaml | 1 +
.../interrupt-controller/riscv,imsics.yaml | 1 +
.../devicetree/bindings/riscv/cpus.yaml | 5 +
.../devicetree/bindings/riscv/extensions.yaml | 6 +
.../bindings/riscv/tenstorrent.yaml | 4 +
.../bindings/timer/riscv,aclint-mtimer.yaml | 56 +++
arch/riscv/boot/dts/tenstorrent/Makefile | 1 +
.../boot/dts/tenstorrent/atlantis-evb.dts | 29 ++
.../boot/dts/tenstorrent/atlantis-soc.dtsi | 473 ++++++++++++++++++
10 files changed, 577 insertions(+)
create mode 100644 Documentation/devicetree/bindings/timer/riscv,aclint-mtimer.yaml
create mode 100644 arch/riscv/boot/dts/tenstorrent/atlantis-evb.dts
create mode 100644 arch/riscv/boot/dts/tenstorrent/atlantis-soc.dtsi
--
2.47.3
More information about the linux-riscv
mailing list