[PATCH 06/25] dt-bindings: cache: andestech,ax45mp-cache: add MT2824 compatible
Benoît Monin
benoit.monin at bootlin.com
Fri Nov 6 01:30:03 PST 2026
The MT2824 reuses the AX45MP L2 cache controller with its own cache
configuration. Add a SoC-specific compatible in case there are additional
differences between the two implementations.
Originally-by: Jun Chang <jun.chang at metanoia-comm.com>
Signed-off-by: Benoît Monin <benoit.monin at bootlin.com>
---
Documentation/devicetree/bindings/cache/andestech,ax45mp-cache.yaml | 1 +
1 file changed, 1 insertion(+)
diff --git a/Documentation/devicetree/bindings/cache/andestech,ax45mp-cache.yaml b/Documentation/devicetree/bindings/cache/andestech,ax45mp-cache.yaml
index b135ffa4ab6b..c94044a049b2 100644
--- a/Documentation/devicetree/bindings/cache/andestech,ax45mp-cache.yaml
+++ b/Documentation/devicetree/bindings/cache/andestech,ax45mp-cache.yaml
@@ -30,6 +30,7 @@ properties:
items:
- enum:
- andestech,qilai-ax45mp-cache
+ - metanoia,mt2824-ax45mp-cache
- renesas,r9a07g043f-ax45mp-cache
- const: andestech,ax45mp-cache
- const: cache
--
2.56.0
More information about the linux-riscv
mailing list