[GIT PULL] RISC-V soc fixes for v7.0-rc1
Conor Dooley
conor at kernel.org
Fri Feb 13 04:20:16 PST 2026
Hey folks,
Nothing super urgent here, but figured I'd send before -rc1 in case
there's a second new content PR this window and you can squeeze them
in. Otherwise, of course this can just go into whatever regular fixes
PR occurs later in the cycle.
Cheers,
Conor.
The following changes since commit 8f0b4cce4481fb22653697cced8d0d04027cb1e8:
Linux 6.19-rc1 (2025-12-14 16:05:07 +1200)
are available in the Git repository at:
https://git.kernel.org/pub/scm/linux/kernel/git/conor/linux.git/ tags/riscv-soc-fixes-for-v7.0-rc1
for you to fetch changes up to 0528a348b04b327a4611e29589beb4c9ae81304a:
cache: ax45mp: Fix device node reference leak in ax45mp_cache_init() (2026-02-06 19:54:40 +0000)
----------------------------------------------------------------
RISC-V soc fixes for v7.0-rc1
drivers:
Fix leaks in probe/init function teardown code in three drivers.
microchip:
Fix a warning introduced by a recent binding change, that made resets
required on Polarfire SoC's CAN IP.
Signed-off-by: Conor Dooley <conor.dooley at microchip.com>
----------------------------------------------------------------
Conor Dooley (1):
riscv: dts: microchip: add can resets to mpfs
Felix Gu (2):
cache: starfive: fix device node leak in starlink_cache_init()
cache: ax45mp: Fix device node reference leak in ax45mp_cache_init()
Zilin Guan (1):
soc: microchip: mpfs: Fix memory leak in mpfs_sys_controller_probe()
arch/riscv/boot/dts/microchip/mpfs.dtsi | 2 ++
drivers/cache/ax45mp_cache.c | 4 ++--
drivers/cache/starfive_starlink_cache.c | 4 ++--
drivers/soc/microchip/mpfs-sys-controller.c | 13 +++++++++----
4 files changed, 15 insertions(+), 8 deletions(-)
-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 228 bytes
Desc: not available
URL: <http://lists.infradead.org/pipermail/linux-riscv/attachments/20260213/96055812/attachment.sig>
More information about the linux-riscv
mailing list