[PATCH v6 3/7] clk: microchip: mpfs: use regmap for clocks

claudiu beznea claudiu.beznea at tuxon.dev
Fri Oct 31 00:14:13 PDT 2025



On 10/29/25 18:11, Conor Dooley wrote:
> From: Conor Dooley<conor.dooley at microchip.com>
> 
> Convert the PolarFire SoC clock driver to use regmaps instead of iomem
> addresses as a preparatory work for supporting the new binding for this
> device that will only provide the second of the two register regions, and
> will require the use of syscon regmap to access the "cfg" and "periph"
> clocks currently supported by the driver.
> 
> This is effectively a revert of commit 4da2404bb003 ("clk: microchip:
> mpfs: convert cfg_clk to clk_divider") and commit d815569783e6 ("clk:
> microchip: mpfs: convert periph_clk to clk_gate") as it resurrects the
> ops structures removed in those commits, with the readl()s and
> writel()s replaced by regmap_read()s and regmap_writes()s.
> 
> Signed-off-by: Conor Dooley<conor.dooley at microchip.com>

Reviewed-by: Claudiu Beznea <claudiu.beznea at tuxon.dev>



More information about the linux-riscv mailing list