[PATCH v3 05/13] dt-bindings: interrupt-controller: Add Anlogic DR1V90 ACLINT MSWI

Rob Herring (Arm) robh at kernel.org
Sun Oct 26 14:40:41 PDT 2025


On Tue, 21 Oct 2025 17:41:40 +0800, Junhui Liu wrote:
> Add MSWI support for Anlogic DR1V90 SoC, which uses Nuclei UX900 with a
> TIMER unit compliant with the ACLINT specification.
> 
> Signed-off-by: Junhui Liu <junhui.liu at pigmoral.tech>
> ---
>  .../interrupt-controller/thead,c900-aclint-mswi.yaml    | 17 +++++++++++------
>  1 file changed, 11 insertions(+), 6 deletions(-)
> 

Acked-by: Rob Herring (Arm) <robh at kernel.org>




More information about the linux-riscv mailing list