[PATCH v5 1/2] dt-bindings: timer: mti,gcru
Aleksa Paunovic
aleksa.paunovic at htecgroup.com
Wed Aug 6 05:35:04 PDT 2025
On 7/14/25 09:24, Krzysztof Kozlowski wrote:
> On Fri, Jul 11, 2025 at 11:56:45PM +0200, Aleksa Paunovic wrote:
>> +$id: http://devicetree.org/schemas/timer/mti,gcru.yaml#
>> +$schema: http://devicetree.org/meta-schemas/core.yaml#
>> +
>> +title: GCR.U timer device for RISC-V platforms
>> +
>> +maintainers:
>> + - Aleksa Paunovic <aleksa.paunovic at htecgroup.com>
>> +
>> +description:
>> + The GCR.U memory region contains memory mapped shadow copies of
>> + mtime and hrtime Global Configuration Registers,
>> + which software can choose to make accessible from user mode.
>> +
>> +properties:
>> + compatible:
>> + const: mti,gcru
> Is this architecture? vendor prefix suggests not. So is this for SoC?
> Then why there are no SoC compatibles here instead?
Hi Krzysztof,
Thank you for your comment.
You are right, this is for the MIPS P8700 SoC. Will fix this in v6.
Best regards,
Aleksa
>
> Best regards,
> Krzysztof
More information about the linux-riscv
mailing list