[PATCH v4 07/13] RISC-V: Move T-Head PMU to CPU feature alternative framework
Conor Dooley
conor.dooley at microchip.com
Thu Nov 23 06:45:59 PST 2023
> drivers/perf/riscv_pmu_sbi.c | 19 ++++++++++++++-----
> +config THEAD_CUSTOM_PMU
> + bool "T-Head custom PMU support"
> + depends on RISCV_ALTERNATIVE && RISCV_PMU_SBI
> + default y
> + help
> + The T-Head C9xx cores implement a PMU overflow extension very
> + similar to the core SSCOFPMF extension.
> +
> + This will patch the overflow CSR and handle the non-standard
> + behaviour via the regular SBI PMU driver and interface.
> +
> + If you don't know what to do here, say "Y".
This is a < 20 line diff to the pmu driver, is it really worth adding
having config options for these two non standard PMU implementations?
-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 228 bytes
Desc: not available
URL: <http://lists.infradead.org/pipermail/linux-riscv/attachments/20231123/a13046a6/attachment.sig>
More information about the linux-riscv
mailing list