[PATCH v2 3/9] dt-bindings: riscv: Add T-HEAD TH1520 board compatibles

[Conor Dooley]

On Fri, May 19, 2023 at 02:45:35AM +0800, Jisheng Zhang wrote:
> Several SoMs and boards are available that feature the T-HEAD TH1520
> SoC. Document the compatible strings.
> 
> Signed-off-by: Jisheng Zhang <jszhang at kernel.org>
> ---
>  .../devicetree/bindings/riscv/thead.yaml      | 29 +++++++++++++++++++
>  1 file changed, 29 insertions(+)
>  create mode 100644 Documentation/devicetree/bindings/riscv/thead.yaml
> 
> diff --git a/Documentation/devicetree/bindings/riscv/thead.yaml b/Documentation/devicetree/bindings/riscv/thead.yaml
> new file mode 100644
> index 000000000000..e62f6821372e
> --- /dev/null
> +++ b/Documentation/devicetree/bindings/riscv/thead.yaml
> @@ -0,0 +1,29 @@
> +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
> +%YAML 1.2
> +---
> +$id: http://devicetree.org/schemas/riscv/thead.yaml#
> +$schema: http://devicetree.org/meta-schemas/core.yaml#
> +
> +title: T-HEAD SoC-based boards
> +
> +maintainers:
> +  - Jisheng Zhang <jszhang at kernel.org>
> +
> +description:
> +  T-HEAD SoC-based boards
> +
> +properties:
> +  $nodename:
> +    const: '/'
> +  compatible:
> +    oneOf:
> +      - description: Sipeed Lichee Pi 4A board for the Sipeed Lichee Module 4A
> +        items:
> +          - enum:
> +              - sipeed,lichee-pi-4a
> +          - const: sipeed,lichee-module-4a
> +          - const: thead,th1520

Same here re: other SoMs I guess. Probably more interest in creating
them here though!

I heard on the grapevine that the boards people have now are perhaps not
the same as the design that they're going to ship in the main production
run?
Do you know if there is a more detailed part number for the boards, just
in case there are some software-visible changes?

Thanks,
Conor.
-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 228 bytes
Desc: not available
URL: <http://lists.infradead.org/pipermail/linux-riscv/attachments/20230518/3f850f12/attachment.sig>