[RESEND v1 2/2] riscv: dts: starfive: Add spi node for JH7110 SoC
Mark Brown
broonie at kernel.org
Tue Jul 4 05:26:04 PDT 2023
On Tue, Jul 04, 2023 at 11:39:29AM +0200, Krzysztof Kozlowski wrote:
> On 04/07/2023 11:22, William Qiu wrote:
> > Add spi node for JH7110 SoC.
> >
> > Co-developed-by: Xingyu Wu <xingyu.wu at starfivetech.com>
>
> Missing SoB.
It's fine not to have a signoff for the codeveloper of codeveloped
patches, see case (a) for the DCO.
-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 488 bytes
Desc: not available
URL: <http://lists.infradead.org/pipermail/linux-riscv/attachments/20230704/cab26728/attachment.sig>
More information about the linux-riscv
mailing list