[PATCH v4 0/6] arch_topology: Build cacheinfo from primary CPU
Sudeep Holla
sudeep.holla at arm.com
Wed Jan 18 04:07:31 PST 2023
On Wed, Jan 18, 2023 at 11:55:59AM +0000, Sudeep Holla wrote:
> On Wed, 4 Jan 2023 19:30:23 +0100, Pierre Gondois wrote:
> > v2:
> > - Applied renaming/formatting comments from v1.
> > - Check CACHE_TYPE_VALID flag in pppt.c.
> > v3:
> > - Applied Sudeep's suggestions (for patch 5/5):
> > - Renaming allocate_cache_info() -> fecth_cache_info()
> > - Updated error message
> > - Extract an inline allocate_cache_info() function
> > - Re-run checkpatch with --strict option
> > v4:
> > - Remove RISC-V's implementation of init_cache_level() as not
> > necessary.
> > - Add patch: 'cacheinfo: Check 'cache-unified' property to count
> > cache leaves' to increase the number of leaves at a cache level
> > when no cache-size property is found.
> > - In cacheinfo: Use RISC-V's init_cache_level() [...],
> > make 'levels', 'leaves' and 'level' unsigned int to match
> > of_property_read_u32()'s parameters signedness.
> >
> > [...]
>
> Applied to sudeep.holla/linux (for-next/cacheinfo), thanks!
>
I pushed the changes and then noticed some build warning report by
kbuild posted only to you and one list(missing this list). Please post the
fix if required on top of my for-next/cacheinfo so that it can be added
on the top. Sorry for missing that.
--
Regards,
Sudeep
More information about the linux-riscv
mailing list