[PATCH v5 0/1] RISC-V KVM ONE_REG interface for SBI
Anup Patel
apatel at ventanamicro.com
Mon Apr 3 05:15:26 PDT 2023
This series first does few cleanups/fixes (PATCH1 to PATCH5) and adds
ONE-REG interface for customizing the SBI interface visible to the
Guest/VM.
The testing of this series has been done with KVMTOOL changes in
riscv_sbi_imp_v1 branch at:
https://github.com/avpatel/kvmtool.git
These patches can also be found in the riscv_kvm_sbi_imp_v5 branch at:
https://github.com/avpatel/linux.git
Changes since v4:
- Rebased on Linux-6.3-rc5
- Removed redundant semi-colons after switch cases
Changes since v3:
- Added missing switch case for KVM_REG_RISCV_SBI_EXT in
kvm_riscv_vcpu_get_reg().
- Return a bit mask of disabled extensions for
GET(KVM_REG_RISCV_SBI_MULTI_DIS).
Changes since v2:
- Improve ONE_REG interface to allow enabling/disabling multiple SBI
extensions in one ioctl().
Changes since v1:
- Dropped patches 1 to 8 since these are already merged.
- Rebased on Linux-6.3-rc4
Anup Patel (1):
RISC-V: KVM: Add ONE_REG interface to enable/disable SBI extensions
arch/riscv/include/asm/kvm_vcpu_sbi.h | 8 +-
arch/riscv/include/uapi/asm/kvm.h | 32 ++++
arch/riscv/kvm/vcpu.c | 4 +
arch/riscv/kvm/vcpu_sbi.c | 247 ++++++++++++++++++++++++--
arch/riscv/kvm/vcpu_sbi_base.c | 2 +-
5 files changed, 274 insertions(+), 19 deletions(-)
--
2.34.1
More information about the linux-riscv
mailing list