[PATCH RFC 0/2] Add PLIC support for Renesas RZ/Five SoC
Lad Prabhakar
prabhakar.mahadev-lad.rj at bp.renesas.com
Tue May 24 10:22:12 PDT 2022
Hi All,
This patch series adds PLIC support for Renesas RZ/Five SoC.
Sending this as an RFC based on the discussion [0].
This patches have been tested with I2C and DMAC interface as these
blocks have edge interrupts.
[0] https://lore.kernel.org/linux-arm-kernel/87o80a7t2z.wl-maz@kernel.org/T/
Cheers,
Prabhakar
Lad Prabhakar (2):
dt-bindings: interrupt-controller: sifive,plic: Document Renesas
RZ/Five SoC
irqchip/sifive-plic: Add support for Renesas RZ/Five SoC
.../sifive,plic-1.0.0.yaml | 38 +++++++++-
drivers/irqchip/Kconfig | 1 +
drivers/irqchip/irq-sifive-plic.c | 71 ++++++++++++++++++-
3 files changed, 105 insertions(+), 5 deletions(-)
--
2.25.1
More information about the linux-riscv
mailing list