[PATCH v3 4/7] dt-bindings: sifive,ccache0: Support StarFive JH7110 SoC
Rob Herring
robh at kernel.org
Tue Dec 20 12:21:50 PST 2022
On Tue, 20 Dec 2022 09:12:44 +0800, Hal Feng wrote:
> From: Emil Renner Berthing <kernel at esmil.dk>
>
> This cache controller is also used on the StarFive JH7110 SoC.
>
> Signed-off-by: Emil Renner Berthing <kernel at esmil.dk>
> Signed-off-by: Hal Feng <hal.feng at starfivetech.com>
> ---
> .../devicetree/bindings/riscv/sifive,ccache0.yaml | 9 ++++++++-
> 1 file changed, 8 insertions(+), 1 deletion(-)
>
Acked-by: Rob Herring <robh at kernel.org>
More information about the linux-riscv
mailing list