[PATCH v4 04/14] PCI/P2PDMA: Clear ACS P2P flags for all devices behind switches
Christian König
christian.koenig at amd.com
Wed May 9 06:40:29 PDT 2018
Am 09.05.2018 um 15:12 schrieb Stephen Bates:
> Jerome and Christian
>
>> I think there is confusion here, Alex properly explained the scheme
>> PCIE-device do a ATS request to the IOMMU which returns a valid
>> translation for a virtual address. Device can then use that address
>> directly without going through IOMMU for translation.
> So I went through ATS in version 4.0r1 of the PCI spec. It looks like even a ATS translated TLP is still impacted by ACS though it has a separate control knob for translated address TLPs (see 7.7.7.2 of 4.0r1 of the spec). So even if your device supports ATS a P2P DMA will still be routed to the associated RP of the domain and down again unless we disable ACS DT P2P on all bridges between the two devices involved in the P2P DMA.
>
> So we still don't get fine grained control with ATS and I guess we still have security issues because a rogue or malfunctioning EP could just as easily issue TLPs with TA set vs not set.
Still need to double check the specification (had a busy morning today),
but that sounds about correct.
The key takeaway is that when any device has ATS enabled you can't
disable ACS without breaking it (even if you unplug and replug it).
>> Also ATS is meaningless without something like PASID as far as i know.
>
> ATS is still somewhat valuable without PSAID in the sense you can cache IOMMU address translations at the EP. This saves hammering on the IOMMU as much in certain workloads.
>
> Interestingly Section 7.7.7.2 almost mentions that Root Ports that support ATS AND can implement P2P between root ports should advertise "ACS Direct Translated P2P (T)" capability. This ties into the discussion around P2P between route ports we had a few weeks ago...
Interesting point, give me a moment to check that. That finally makes
all the hardware I have standing around here valuable :)
Christian.
>
> Stephen
>
More information about the Linux-nvme
mailing list