[PATCH v2 08/20] dt-bindings: cache: l2c2x0: Document power domain
Linus Walleij
linusw at kernel.org
Mon Sep 14 04:54:36 PDT 2026
Describe the optional power domain for cache controllers.
Signed-off-by: Linus Walleij <linusw at kernel.org>
---
Documentation/devicetree/bindings/cache/l2c2x0.yaml | 2 ++
1 file changed, 2 insertions(+)
diff --git a/Documentation/devicetree/bindings/cache/l2c2x0.yaml b/Documentation/devicetree/bindings/cache/l2c2x0.yaml
index ee604117ffb3..4e568c2a34ef 100644
--- a/Documentation/devicetree/bindings/cache/l2c2x0.yaml
+++ b/Documentation/devicetree/bindings/cache/l2c2x0.yaml
@@ -68,6 +68,8 @@ properties:
power-domains:
maxItems: 1
+ description:
+ Power domain controlling the cache controller.
arm,data-latency:
description: Cycles of latency for Data RAM accesses. Specifies 3 cells of
--
2.55.0
More information about the linux-arm-kernel
mailing list