[PATCH 5/5] arm64: dts: fsd: Re-order properties to match coding style
Krzysztof Kozlowski
krzysztof.kozlowski at oss.qualcomm.com
Wed Sep 9 07:17:56 PDT 2026
Re-order a few properties to match coding style, as pointed out by
dt-check-style, e.g.:
fsd.dtsi:357: [property-order] property 'ranges' out of canonical order (should sort before '#size-cells')
fsd.dtsi:362: [property-order] property 'reg' out of canonical order (should sort before 'no-map')
Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski at oss.qualcomm.com>
---
arch/arm64/boot/dts/tesla/fsd.dtsi | 40 +++++++++++++++++++-------------------
1 file changed, 20 insertions(+), 20 deletions(-)
diff --git a/arch/arm64/boot/dts/tesla/fsd.dtsi b/arch/arm64/boot/dts/tesla/fsd.dtsi
index 22b997880d65..36925b2749b5 100644
--- a/arch/arm64/boot/dts/tesla/fsd.dtsi
+++ b/arch/arm64/boot/dts/tesla/fsd.dtsi
@@ -344,23 +344,23 @@ psci {
};
reserved-memory {
+ ranges;
#address-cells = <2>;
#size-cells = <2>;
- ranges;
mfc_left: region at 84000000 {
compatible = "shared-dma-pool";
- no-map;
reg = <0 0x84000000 0 0x8000000>;
+ no-map;
};
};
soc: soc at 0 {
compatible = "simple-bus";
- #address-cells = <2>;
- #size-cells = <2>;
ranges = <0x0 0x0 0x0 0x0 0x0 0x18000000>;
dma-ranges = <0x0 0x0 0x0 0x0 0x10 0x0>;
+ #address-cells = <2>;
+ #size-cells = <2>;
clock_imem: clock-controller at 10010000 {
compatible = "tesla,fsd-clock-imem";
@@ -468,11 +468,11 @@ smmu_imem: iommu at 10200000 {
gic: interrupt-controller at 10400000 {
compatible = "arm,gic-v3";
+ reg = <0x0 0x10400000 0x0 0x10000>, /* GICD */
+ <0x0 0x10600000 0x0 0x200000>; /* GICR_RD+GICR_SGI */
#address-cells = <0>;
#interrupt-cells = <3>;
interrupt-controller;
- reg = <0x0 0x10400000 0x0 0x10000>, /* GICD */
- <0x0 0x10600000 0x0 0x200000>; /* GICR_RD+GICR_SGI */
interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH>;
};
@@ -686,10 +686,10 @@ i2s_1: i2s at 140f0000 {
pwm_0: pwm at 14100000 {
compatible = "tesla,fsd-pwm", "samsung,exynos4210-pwm";
reg = <0x0 0x14100000 0x0 0x100>;
- samsung,pwm-outputs = <0>, <1>, <2>, <3>;
#pwm-cells = <3>;
clocks = <&clock_peric PERIC_PWM0_IPCLKPORT_I_PCLK_S0>;
clock-names = "timers";
+ samsung,pwm-outputs = <0>, <1>, <2>, <3>;
status = "disabled";
};
@@ -697,10 +697,10 @@ pwm_0: pwm at 14100000 {
pwm_1: pwm at 14110000 {
compatible = "tesla,fsd-pwm", "samsung,exynos4210-pwm";
reg = <0x0 0x14110000 0x0 0x100>;
- samsung,pwm-outputs = <0>, <1>, <2>, <3>;
#pwm-cells = <3>;
clocks = <&clock_peric PERIC_PWM1_IPCLKPORT_I_PCLK_S0>;
clock-names = "timers";
+ samsung,pwm-outputs = <0>, <1>, <2>, <3>;
status = "disabled";
};
@@ -802,8 +802,8 @@ hsi2c_0: i2c at 14200000 {
interrupts = <GIC_SPI 148 IRQ_TYPE_LEVEL_HIGH>;
#address-cells = <1>;
#size-cells = <0>;
- pinctrl-names = "default";
pinctrl-0 = <&hs_i2c0_bus>;
+ pinctrl-names = "default";
clocks = <&clock_peric PERIC_PCLK_HSI2C0>;
clock-names = "hsi2c";
@@ -816,8 +816,8 @@ hsi2c_1: i2c at 14210000 {
interrupts = <GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>;
#address-cells = <1>;
#size-cells = <0>;
- pinctrl-names = "default";
pinctrl-0 = <&hs_i2c1_bus>;
+ pinctrl-names = "default";
clocks = <&clock_peric PERIC_PCLK_HSI2C1>;
clock-names = "hsi2c";
@@ -830,8 +830,8 @@ hsi2c_2: i2c at 14220000 {
interrupts = <GIC_SPI 150 IRQ_TYPE_LEVEL_HIGH>;
#address-cells = <1>;
#size-cells = <0>;
- pinctrl-names = "default";
pinctrl-0 = <&hs_i2c2_bus>;
+ pinctrl-names = "default";
clocks = <&clock_peric PERIC_PCLK_HSI2C2>;
clock-names = "hsi2c";
@@ -844,8 +844,8 @@ hsi2c_3: i2c at 14230000 {
interrupts = <GIC_SPI 151 IRQ_TYPE_LEVEL_HIGH>;
#address-cells = <1>;
#size-cells = <0>;
- pinctrl-names = "default";
pinctrl-0 = <&hs_i2c3_bus>;
+ pinctrl-names = "default";
clocks = <&clock_peric PERIC_PCLK_HSI2C3>;
clock-names = "hsi2c";
@@ -858,8 +858,8 @@ hsi2c_4: i2c at 14240000 {
interrupts = <GIC_SPI 152 IRQ_TYPE_LEVEL_HIGH>;
#address-cells = <1>;
#size-cells = <0>;
- pinctrl-names = "default";
pinctrl-0 = <&hs_i2c4_bus>;
+ pinctrl-names = "default";
clocks = <&clock_peric PERIC_PCLK_HSI2C4>;
clock-names = "hsi2c";
@@ -872,8 +872,8 @@ hsi2c_5: i2c at 14250000 {
interrupts = <GIC_SPI 153 IRQ_TYPE_LEVEL_HIGH>;
#address-cells = <1>;
#size-cells = <0>;
- pinctrl-names = "default";
pinctrl-0 = <&hs_i2c5_bus>;
+ pinctrl-names = "default";
clocks = <&clock_peric PERIC_PCLK_HSI2C5>;
clock-names = "hsi2c";
@@ -886,8 +886,8 @@ hsi2c_6: i2c at 14260000 {
interrupts = <GIC_SPI 154 IRQ_TYPE_LEVEL_HIGH>;
#address-cells = <1>;
#size-cells = <0>;
- pinctrl-names = "default";
pinctrl-0 = <&hs_i2c6_bus>;
+ pinctrl-names = "default";
clocks = <&clock_peric PERIC_PCLK_HSI2C6>;
clock-names = "hsi2c";
@@ -900,8 +900,8 @@ hsi2c_7: i2c at 14270000 {
interrupts = <GIC_SPI 155 IRQ_TYPE_LEVEL_HIGH>;
#address-cells = <1>;
#size-cells = <0>;
- pinctrl-names = "default";
pinctrl-0 = <&hs_i2c7_bus>;
+ pinctrl-names = "default";
clocks = <&clock_peric PERIC_PCLK_HSI2C7>;
clock-names = "hsi2c";
@@ -949,10 +949,10 @@ ethernet1: ethernet at 14300000 {
assigned-clocks = <&clock_peric PERIC_EQOS_PHYRXCLK_MUX>,
<&clock_peric PERIC_EQOS_PHYRXCLK>;
assigned-clock-parents = <&clock_peric PERIC_EQOS_PHYRXCLK>;
- pinctrl-names = "default";
pinctrl-0 = <ð1_tx_clk>, <ð1_tx_data>, <ð1_tx_ctrl>,
<ð1_phy_intr>, <ð1_rx_clk>, <ð1_rx_data>,
<ð1_rx_ctrl>, <ð1_mdio>;
+ pinctrl-names = "default";
local-mac-address = [00 00 00 00 00 00];
iommus = <&smmu_peric 0x0 0x1>;
@@ -1012,8 +1012,8 @@ ufs: ufs at 15120000 {
<&clock_fsys0 UFS0_TOP0_CLK_UNIPRO>;
clock-names = "core_clk", "sclk_unipro_main";
freq-table-hz = <0 0>, <0 0>;
- pinctrl-names = "default";
pinctrl-0 = <&ufs_rst_n &ufs_refclk_out>;
+ pinctrl-names = "default";
phys = <&ufs_phy>;
phy-names = "ufs-phy";
@@ -1024,10 +1024,10 @@ ufs_phy: ufs-phy at 15124000 {
compatible = "tesla,fsd-ufs-phy";
reg = <0x0 0x15124000 0x0 0x800>;
reg-names = "phy-pma";
- samsung,pmu-syscon = <&pmu_system_controller>;
#phy-cells = <0>;
clocks = <&clock_fsys0 UFS0_MPHY_REFCLK_IXTAL26>;
clock-names = "ref_clk";
+ samsung,pmu-syscon = <&pmu_system_controller>;
};
ethernet0: ethernet at 15300000 {
@@ -1041,10 +1041,10 @@ ethernet0: ethernet at 15300000 {
<&clock_fsys0 FSYS0_EQOS_TOP0_IPCLKPORT_RGMII_CLK_I>,
<&clock_fsys0 FSYS0_EQOS_TOP0_IPCLKPORT_CLK_RX_I>;
clock-names = "ptp_ref", "master_bus", "slave_bus", "tx", "rx";
- pinctrl-names = "default";
pinctrl-0 = <ð0_tx_clk>, <ð0_tx_data>, <ð0_tx_ctrl>,
<ð0_phy_intr>, <ð0_rx_clk>, <ð0_rx_data>,
<ð0_rx_ctrl>, <ð0_mdio>;
+ pinctrl-names = "default";
local-mac-address = [00 00 00 00 00 00];
iommus = <&smmu_fsys0 0x0 0x1>;
--
2.53.0
More information about the linux-arm-kernel
mailing list