[PATCH v4 5/6] arm64: dts: ti: k3-j784s4: Add overlay to enable QSGMII mode with CPSW9G
Andrew Davis
afd at ti.com
Wed Jan 31 07:50:33 PST 2024
On 1/31/24 4:14 AM, Chintan Vankar wrote:
> From: Siddharth Vadapalli <s-vadapalli at ti.com>
>
> The J7 Quad Port Add-On Ethernet Card for J784S4 EVM supports
> QSGMII mode. Use the overlay to configure CPSW9G ports in QSGMII
> mode with the Add-On Ethernet Card connected to the ENET Expansion
> 1 slot on the EVM.
>
> Add support to reset the PHY from kernel by using gpio-hog and
> gpio-reset.
>
> Add aliases for CPSW9G ports to enable kernel to fetch MAC Addresses
> directly from U-Boot.
>
> Signed-off-by: Siddharth Vadapalli <s-vadapalli at ti.com>
> Signed-off-by: Chintan Vankar <c-vankar at ti.com>
> ---
> arch/arm64/boot/dts/ti/Makefile | 7 +-
> .../ti/k3-j784s4-evm-quad-port-eth-exp1.dtso | 147 ++++++++++++++++++
> 2 files changed, 153 insertions(+), 1 deletion(-)
> create mode 100644 arch/arm64/boot/dts/ti/k3-j784s4-evm-quad-port-eth-exp1.dtso
>
> diff --git a/arch/arm64/boot/dts/ti/Makefile b/arch/arm64/boot/dts/ti/Makefile
> index 52c1dc910308..836bc197d932 100644
> --- a/arch/arm64/boot/dts/ti/Makefile
> +++ b/arch/arm64/boot/dts/ti/Makefile
> @@ -81,6 +81,7 @@ dtb-$(CONFIG_ARCH_K3) += k3-j721s2-evm-pcie1-ep.dtbo
> # Boards with J784s4 SoC
> dtb-$(CONFIG_ARCH_K3) += k3-am69-sk.dtb
> dtb-$(CONFIG_ARCH_K3) += k3-j784s4-evm.dtb
> +dtb-$(CONFIG_ARCH_K3) += k3-j784s4-evm-quad-port-eth-exp1.dtbo
>
> # Build time test only, enabled by CONFIG_OF_ALL_DTBS
> k3-am625-beagleplay-csi2-ov5640-dtbs := k3-am625-beagleplay.dtb \
> @@ -109,6 +110,8 @@ k3-j721e-evm-pcie0-ep-dtbs := k3-j721e-common-proc-board.dtb \
> k3-j721e-evm-pcie0-ep.dtbo
> k3-j721s2-evm-pcie1-ep-dtbs := k3-j721s2-common-proc-board.dtb \
> k3-j721s2-evm-pcie1-ep.dtbo
> +k3-j784s4-evm-quad-port-eth-exp1-dtbs := k3-j784s4-evm.dtb \
> + k3-j784s4-evm-quad-port-eth-exp1.dtbo
> dtb- += k3-am625-beagleplay-csi2-ov5640.dtb \
> k3-am625-beagleplay-csi2-tevi-ov5640.dtb \
> k3-am625-sk-csi2-imx219.dtb \
> @@ -121,7 +124,8 @@ dtb- += k3-am625-beagleplay-csi2-ov5640.dtb \
> k3-am642-tqma64xxl-mbax4xxl-sdcard.dtb \
> k3-am642-tqma64xxl-mbax4xxl-wlan.dtb \
> k3-j721e-evm-pcie0-ep.dtb \
> - k3-j721s2-evm-pcie1-ep.dtb
> + k3-j721s2-evm-pcie1-ep.dtb \
> + k3-j784s4-evm-quad-port-eth-exp1.dtb
>
> # Enable support for device-tree overlays
> DTC_FLAGS_k3-am625-beagleplay += -@
> @@ -132,3 +136,4 @@ DTC_FLAGS_k3-am642-tqma64xxl-mbax4xxl += -@
> DTC_FLAGS_k3-am6548-iot2050-advanced-m2 += -@
> DTC_FLAGS_k3-j721e-common-proc-board += -@
> DTC_FLAGS_k3-j721s2-common-proc-board += -@
> +DTC_FLAGS_k3-j784s4-evm += -@
> diff --git a/arch/arm64/boot/dts/ti/k3-j784s4-evm-quad-port-eth-exp1.dtso b/arch/arm64/boot/dts/ti/k3-j784s4-evm-quad-port-eth-exp1.dtso
> new file mode 100644
> index 000000000000..0667389b07be
> --- /dev/null
> +++ b/arch/arm64/boot/dts/ti/k3-j784s4-evm-quad-port-eth-exp1.dtso
> @@ -0,0 +1,147 @@
> +/* SPDX-License-Identifier: GPL-2.0-only OR MIT */
> +/**
> + * DT Overlay for CPSW9G in QSGMII mode using J7 Quad Port ETH EXP Add-On Ethernet Card with
> + * J784S4 EVM. The Add-On Ethernet Card has to be connected to ENET Expansion 1 slot on the
> + * board.
> + *
> + * Product Datasheet: https://www.ti.com/lit/ug/spruj74/spruj74.pdf
> + *
> + * Link to QSGMII Daughtercard: https://www.ti.com/tool/J721EXENETXPANEVM
> + *
> + * Copyright (C) 2024 Texas Instruments Incorporated - https://www.ti.com/
> + */
> +
> +/dts-v1/;
> +/plugin/;
> +
> +#include <dt-bindings/gpio/gpio.h>
> +#include <dt-bindings/phy/phy-cadence.h>
> +#include <dt-bindings/phy/phy.h>
> +
> +#include "k3-pinctrl.h"
> +#include "k3-serdes.h"
> +
> +&{/} {
> + aliases {
> + ethernet1 = "/bus at 100000/ethernet at c000000/ethernet-ports/port at 5";
Didn't you already set ethernet1 to be main_cpsw1_port1 in the base, does this
actually behave the way you want?
Otherwise looks okay,
Reviewed-by: Andrew Davis <afd at ti.com>
> + ethernet2 = "/bus at 100000/ethernet at c000000/ethernet-ports/port at 6";
> + ethernet3 = "/bus at 100000/ethernet at c000000/ethernet-ports/port at 7";
> + ethernet4 = "/bus at 100000/ethernet at c000000/ethernet-ports/port at 8";
> + ethernet5 = "/bus at 100000/ethernet at c200000/ethernet-ports/port at 1";
> + };
> +};
> +
> +&main_cpsw0 {
> + status = "okay";
> +};
> +
> +&main_cpsw0_port5 {
> + status = "okay";
> + phy-handle = <&cpsw9g_phy1>;
> + phy-mode = "qsgmii";
> + mac-address = [00 00 00 00 00 00];
> + phys = <&cpsw0_phy_gmii_sel 5>, <&serdes2_qsgmii_link>;
> + phy-names = "mac", "serdes";
> +};
> +
> +&main_cpsw0_port6 {
> + status = "okay";
> + phy-handle = <&cpsw9g_phy2>;
> + phy-mode = "qsgmii";
> + mac-address = [00 00 00 00 00 00];
> + phys = <&cpsw0_phy_gmii_sel 6>, <&serdes2_qsgmii_link>;
> + phy-names = "mac", "serdes";
> +};
> +
> +&main_cpsw0_port7 {
> + status = "okay";
> + phy-handle = <&cpsw9g_phy0>;
> + phy-mode = "qsgmii";
> + mac-address = [00 00 00 00 00 00];
> + phys = <&cpsw0_phy_gmii_sel 7>, <&serdes2_qsgmii_link>;
> + phy-names = "mac", "serdes";
> +};
> +
> +&main_cpsw0_port8 {
> + status = "okay";
> + phy-handle = <&cpsw9g_phy3>;
> + phy-mode = "qsgmii";
> + mac-address = [00 00 00 00 00 00];
> + phys = <&cpsw0_phy_gmii_sel 8>, <&serdes2_qsgmii_link>;
> + phy-names = "mac", "serdes";
> +};
> +
> +&main_cpsw0_mdio {
> + status = "okay";
> + pinctrl-names = "default";
> + pinctrl-0 = <&mdio0_default_pins>;
> + bus_freq = <1000000>;
> + reset-gpios = <&exp2 17 GPIO_ACTIVE_LOW>;
> + reset-post-delay-us = <120000>;
> + #address-cells = <1>;
> + #size-cells = <0>;
> +
> + cpsw9g_phy0: ethernet-phy at 16 {
> + reg = <16>;
> + };
> + cpsw9g_phy1: ethernet-phy at 17 {
> + reg = <17>;
> + };
> + cpsw9g_phy2: ethernet-phy at 18 {
> + reg = <18>;
> + };
> + cpsw9g_phy3: ethernet-phy at 19 {
> + reg = <19>;
> + };
> +};
> +
> +&exp2 {
> + /* Power-up ENET1 EXPANDER PHY. */
> + qsgmii-line-hog {
> + gpio-hog;
> + gpios = <16 GPIO_ACTIVE_HIGH>;
> + output-low;
> + };
> +
> + /* Toggle MUX2 for MDIO lines */
> + mux-sel-hog {
> + gpio-hog;
> + gpios = <13 GPIO_ACTIVE_HIGH>, <14 GPIO_ACTIVE_HIGH>, <15 GPIO_ACTIVE_HIGH>;
> + output-high;
> + };
> +};
> +
> +&main_pmx0 {
> + mdio0_default_pins: mdio0-default-pins {
> + pinctrl-single,pins = <
> + J784S4_IOPAD(0x05c, PIN_INPUT, 4) /* (AC36) MCASP2_AXR0.MDIO1_MDIO */
> + J784S4_IOPAD(0x058, PIN_INPUT, 4) /* (AE37) MCASP2_AFSX.MDIO1_MDC */
> + >;
> + };
> +};
> +
> +&serdes_ln_ctrl {
> + idle-states = <J784S4_SERDES0_LANE0_PCIE1_LANE0>, <J784S4_SERDES0_LANE1_PCIE1_LANE1>,
> + <J784S4_SERDES0_LANE2_IP3_UNUSED>, <J784S4_SERDES0_LANE3_USB>,
> + <J784S4_SERDES1_LANE0_PCIE0_LANE0>, <J784S4_SERDES1_LANE1_PCIE0_LANE1>,
> + <J784S4_SERDES1_LANE2_PCIE0_LANE2>, <J784S4_SERDES1_LANE3_PCIE0_LANE3>,
> + <J784S4_SERDES2_LANE0_QSGMII_LANE5>, <J784S4_SERDES2_LANE1_QSGMII_LANE6>,
> + <J784S4_SERDES2_LANE2_QSGMII_LANE7>, <J784S4_SERDES2_LANE3_QSGMII_LANE8>;
> +};
> +
> +&serdes_wiz2 {
> + status = "okay";
> +};
> +
> +&serdes2 {
> + status = "okay";
> + #address-cells = <1>;
> + #size-cells = <0>;
> + serdes2_qsgmii_link: phy at 0 {
> + reg = <2>;
> + cdns,num-lanes = <1>;
> + #phy-cells = <0>;
> + cdns,phy-type = <PHY_TYPE_QSGMII>;
> + resets = <&serdes_wiz2 3>;
> + };
> +};
More information about the linux-arm-kernel
mailing list