[PATCH v3 13/14] clk: at91: sama5d2: Add Generic Clocks for UART/USART

[Claudiu.Beznea at microchip.com]

On 13.09.2022 17:22, Sergiu Moga wrote:
> Add the generic clocks for UART/USART in the sama5d2 driver to allow them
> to be registered in the Common Clock Framework.
> 
> Signed-off-by: Sergiu Moga <sergiu.moga at microchip.com>
> Reviewed-by: Claudiu Beznea <claudiu.beznea at microchip.com>

Applied to clk-microchip, thanks!

Hi, Stephen,

I took this patch though clk-microchip and integrated it in the Microchip
clock pull request.

Thank you,
Claudiu Beznea

> ---
> 
> 
> v1 -> v2:
> - Added R-b tag
> 
> 
> v2 -> v3:
> - Nothing
> 
> 
>  drivers/clk/at91/sama5d2.c | 10 ++++++++++
>  1 file changed, 10 insertions(+)
> 
> diff --git a/drivers/clk/at91/sama5d2.c b/drivers/clk/at91/sama5d2.c
> index cfd0f5e23b99..84156dc52bff 100644
> --- a/drivers/clk/at91/sama5d2.c
> +++ b/drivers/clk/at91/sama5d2.c
> @@ -120,6 +120,16 @@ static const struct {
>  	struct clk_range r;
>  	int chg_pid;
>  } sama5d2_gck[] = {
> +	{ .n = "flx0_gclk",   .id = 19, .chg_pid = INT_MIN, .r = { .min = 0, .max = 27666666 }, },
> +	{ .n = "flx1_gclk",   .id = 20, .chg_pid = INT_MIN, .r = { .min = 0, .max = 27666666 }, },
> +	{ .n = "flx2_gclk",   .id = 21, .chg_pid = INT_MIN, .r = { .min = 0, .max = 27666666 }, },
> +	{ .n = "flx3_gclk",   .id = 22, .chg_pid = INT_MIN, .r = { .min = 0, .max = 27666666 }, },
> +	{ .n = "flx4_gclk",   .id = 23, .chg_pid = INT_MIN, .r = { .min = 0, .max = 27666666 }, },
> +	{ .n = "uart0_gclk",  .id = 24, .chg_pid = INT_MIN, .r = { .min = 0, .max = 27666666 }, },
> +	{ .n = "uart1_gclk",  .id = 25, .chg_pid = INT_MIN, .r = { .min = 0, .max = 27666666 }, },
> +	{ .n = "uart2_gclk",  .id = 26, .chg_pid = INT_MIN, .r = { .min = 0, .max = 27666666 }, },
> +	{ .n = "uart3_gclk",  .id = 27, .chg_pid = INT_MIN, .r = { .min = 0, .max = 27666666 }, },
> +	{ .n = "uart4_gclk",  .id = 28, .chg_pid = INT_MIN, .r = { .min = 0, .max = 27666666 }, },
>  	{ .n = "sdmmc0_gclk", .id = 31, .chg_pid = INT_MIN, },
>  	{ .n = "sdmmc1_gclk", .id = 32, .chg_pid = INT_MIN, },
>  	{ .n = "tcb0_gclk",   .id = 35, .chg_pid = INT_MIN, .r = { .min = 0, .max = 83000000 }, },