[PATCH 2/2] arm64: tegra: Describe Tegra234 CPU hierarchy
Rob Herring
robh at kernel.org
Mon Nov 29 13:06:12 PST 2021
On Fri, Nov 12, 2021 at 02:19:04PM +0100, Thierry Reding wrote:
> From: Thierry Reding <treding at nvidia.com>
>
> The NVIDIA Tegra234 SoC has 3 clusters of 4 Cortex-A78AE CPU cores each,
> for a total of 12 CPUs. Each CPU has 64 KiB instruction and data caches
> with each cluster having an additional 256 KiB unified L2 cache and a 2
> MiB L3 cache.
>
> Signed-off-by: Thierry Reding <treding at nvidia.com>
> ---
> arch/arm64/boot/dts/nvidia/tegra234.dtsi | 365 ++++++++++++++++++++++-
> 1 file changed, 363 insertions(+), 2 deletions(-)
>
> diff --git a/arch/arm64/boot/dts/nvidia/tegra234.dtsi b/arch/arm64/boot/dts/nvidia/tegra234.dtsi
> index 104e5fdd5f8a..db24f48edc9f 100644
> --- a/arch/arm64/boot/dts/nvidia/tegra234.dtsi
> +++ b/arch/arm64/boot/dts/nvidia/tegra234.dtsi
> @@ -736,12 +736,373 @@ cpus {
> #address-cells = <1>;
> #size-cells = <0>;
>
> - cpu at 0 {
> + cpu0_0: cpu at 0 {
> + compatible = "arm,cortex-a78";
> device_type = "cpu";
> - reg = <0x000>;
> + reg = <0x00000>;
>
> enable-method = "psci";
> +
> + i-cache-size = <65536>;
> + i-cache-line-size = <64>;
> + i-cache-sets = <256>;
> + d-cache-size = <65536>;
> + d-cache-line-size = <64>;
> + d-cache-sets = <256>;
Isn't all this discoverable?
> + next-level-cache = <&l2c0_0>;
> + };
> +
> + cpu0_1: cpu at 100 {
> + compatible = "arm,cortex-a78";
> + device_type = "cpu";
> + reg = <0x00100>;
> +
> + enable-method = "psci";
> +
> + i-cache-size = <65536>;
> + i-cache-line-size = <64>;
> + i-cache-sets = <256>;
> + d-cache-size = <65536>;
> + d-cache-line-size = <64>;
> + d-cache-sets = <256>;
> + next-level-cache = <&l2c0_1>;
> + };
> +
> + cpu0_2: cpu at 200 {
> + compatible = "arm,cortex-a78";
> + device_type = "cpu";
> + reg = <0x00200>;
> +
> + enable-method = "psci";
> +
> + i-cache-size = <65536>;
> + i-cache-line-size = <64>;
> + i-cache-sets = <256>;
> + d-cache-size = <65536>;
> + d-cache-line-size = <64>;
> + d-cache-sets = <256>;
> + next-level-cache = <&l2c0_2>;
> + };
> +
> + cpu0_3: cpu at 300 {
> + compatible = "arm,cortex-a78";
> + device_type = "cpu";
> + reg = <0x00300>;
> +
> + enable-method = "psci";
> +
> + i-cache-size = <65536>;
> + i-cache-line-size = <64>;
> + i-cache-sets = <256>;
> + d-cache-size = <65536>;
> + d-cache-line-size = <64>;
> + d-cache-sets = <256>;
> + next-level-cache = <&l2c0_3>;
> + };
> +
> + cpu1_0: cpu at 10000 {
> + compatible = "arm,cortex-a78";
> + device_type = "cpu";
> + reg = <0x10000>;
> +
> + enable-method = "psci";
> +
> + i-cache-size = <65536>;
> + i-cache-line-size = <64>;
> + i-cache-sets = <256>;
> + d-cache-size = <65536>;
> + d-cache-line-size = <64>;
> + d-cache-sets = <256>;
> + next-level-cache = <&l2c1_0>;
> + };
> +
> + cpu1_1: cpu at 10100 {
> + compatible = "arm,cortex-a78";
> + device_type = "cpu";
> + reg = <0x10100>;
> +
> + enable-method = "psci";
> +
> + i-cache-size = <65536>;
> + i-cache-line-size = <64>;
> + i-cache-sets = <256>;
> + d-cache-size = <65536>;
> + d-cache-line-size = <64>;
> + d-cache-sets = <256>;
> + next-level-cache = <&l2c1_1>;
> + };
> +
> + cpu1_2: cpu at 10200 {
> + compatible = "arm,cortex-a78";
> + device_type = "cpu";
> + reg = <0x10200>;
> +
> + enable-method = "psci";
> +
> + i-cache-size = <65536>;
> + i-cache-line-size = <64>;
> + i-cache-sets = <256>;
> + d-cache-size = <65536>;
> + d-cache-line-size = <64>;
> + d-cache-sets = <256>;
> + next-level-cache = <&l2c1_2>;
> + };
> +
> + cpu1_3: cpu at 10300 {
> + compatible = "arm,cortex-a78";
> + device_type = "cpu";
> + reg = <0x10300>;
> +
> + enable-method = "psci";
> +
> + i-cache-size = <65536>;
> + i-cache-line-size = <64>;
> + i-cache-sets = <256>;
> + d-cache-size = <65536>;
> + d-cache-line-size = <64>;
> + d-cache-sets = <256>;
> + next-level-cache = <&l2c1_3>;
> + };
> +
> + cpu2_0: cpu at 20000 {
> + compatible = "arm,cortex-a78";
> + device_type = "cpu";
> + reg = <0x20000>;
> +
> + enable-method = "psci";
> +
> + i-cache-size = <65536>;
> + i-cache-line-size = <64>;
> + i-cache-sets = <256>;
> + d-cache-size = <65536>;
> + d-cache-line-size = <64>;
> + d-cache-sets = <256>;
> + next-level-cache = <&l2c2_0>;
> + };
> +
> + cpu2_1: cpu at 20100 {
> + compatible = "arm,cortex-a78";
> + device_type = "cpu";
> + reg = <0x20100>;
> +
> + enable-method = "psci";
> +
> + i-cache-size = <65536>;
> + i-cache-line-size = <64>;
> + i-cache-sets = <256>;
> + d-cache-size = <65536>;
> + d-cache-line-size = <64>;
> + d-cache-sets = <256>;
> + next-level-cache = <&l2c2_1>;
> + };
> +
> + cpu2_2: cpu at 20200 {
> + compatible = "arm,cortex-a78";
> + device_type = "cpu";
> + reg = <0x20200>;
> +
> + enable-method = "psci";
> +
> + i-cache-size = <65536>;
> + i-cache-line-size = <64>;
> + i-cache-sets = <256>;
> + d-cache-size = <65536>;
> + d-cache-line-size = <64>;
> + d-cache-sets = <256>;
> + next-level-cache = <&l2c2_2>;
> + };
> +
> + cpu2_3: cpu at 20300 {
> + compatible = "arm,cortex-a78";
> + device_type = "cpu";
> + reg = <0x20300>;
> +
> + enable-method = "psci";
> +
> + i-cache-size = <65536>;
> + i-cache-line-size = <64>;
> + i-cache-sets = <256>;
> + d-cache-size = <65536>;
> + d-cache-line-size = <64>;
> + d-cache-sets = <256>;
> + next-level-cache = <&l2c2_3>;
> + };
> +
> + cpu-map {
> + cluster0 {
> + core0 {
> + cpu = <&cpu0_0>;
> + };
> +
> + core1 {
> + cpu = <&cpu0_1>;
> + };
> +
> + core2 {
> + cpu = <&cpu0_2>;
> + };
> +
> + core3 {
> + cpu = <&cpu0_3>;
> + };
> + };
> +
> + cluster1 {
> + core0 {
> + cpu = <&cpu1_0>;
> + };
> +
> + core1 {
> + cpu = <&cpu1_1>;
> + };
> +
> + core2 {
> + cpu = <&cpu1_2>;
> + };
> +
> + core3 {
> + cpu = <&cpu1_3>;
> + };
> + };
> +
> + cluster2 {
> + core0 {
> + cpu = <&cpu2_0>;
> + };
> +
> + core1 {
> + cpu = <&cpu2_1>;
> + };
> +
> + core2 {
> + cpu = <&cpu2_2>;
> + };
> +
> + core3 {
> + cpu = <&cpu2_3>;
> + };
> + };
> + };
> +
> + l2c0_0: l2-cache00 {
> + cache-size = <262144>;
> + cache-line-size = <64>;
> + cache-sets = <512>;
> + cache-unified;
> + next-level-cache = <&l3c0>;
> + };
> +
> + l2c0_1: l2-cache01 {
> + cache-size = <262144>;
> + cache-line-size = <64>;
> + cache-sets = <512>;
> + cache-unified;
> + next-level-cache = <&l3c0>;
> };
> +
> + l2c0_2: l2-cache02 {
> + cache-size = <262144>;
> + cache-line-size = <64>;
> + cache-sets = <512>;
> + cache-unified;
> + next-level-cache = <&l3c0>;
> + };
> +
> + l2c0_3: l2-cache03 {
> + cache-size = <262144>;
> + cache-line-size = <64>;
> + cache-sets = <512>;
> + cache-unified;
> + next-level-cache = <&l3c0>;
> + };
> +
> + l2c1_0: l2-cache10 {
> + cache-size = <262144>;
> + cache-line-size = <64>;
> + cache-sets = <512>;
> + cache-unified;
> + next-level-cache = <&l3c1>;
> + };
> +
> + l2c1_1: l2-cache11 {
> + cache-size = <262144>;
> + cache-line-size = <64>;
> + cache-sets = <512>;
> + cache-unified;
> + next-level-cache = <&l3c1>;
> + };
> +
> + l2c1_2: l2-cache12 {
> + cache-size = <262144>;
> + cache-line-size = <64>;
> + cache-sets = <512>;
> + cache-unified;
> + next-level-cache = <&l3c1>;
> + };
> +
> + l2c1_3: l2-cache13 {
> + cache-size = <262144>;
> + cache-line-size = <64>;
> + cache-sets = <512>;
> + cache-unified;
> + next-level-cache = <&l3c1>;
> + };
> +
> + l2c2_0: l2-cache20 {
> + cache-size = <262144>;
> + cache-line-size = <64>;
> + cache-sets = <512>;
> + cache-unified;
> + next-level-cache = <&l3c2>;
> + };
> +
> + l2c2_1: l2-cache21 {
> + cache-size = <262144>;
> + cache-line-size = <64>;
> + cache-sets = <512>;
> + cache-unified;
> + next-level-cache = <&l3c2>;
> + };
> +
> + l2c2_2: l2-cache22 {
> + cache-size = <262144>;
> + cache-line-size = <64>;
> + cache-sets = <512>;
> + cache-unified;
> + next-level-cache = <&l3c2>;
> + };
> +
> + l2c2_3: l2-cache23 {
> + cache-size = <262144>;
> + cache-line-size = <64>;
> + cache-sets = <512>;
> + cache-unified;
> + next-level-cache = <&l3c2>;
> + };
> +
> + l3c0: l3-cache0 {
> + cache-size = <2097152>;
> + cache-line-size = <64>;
> + cache-sets = <2048>;
> + };
> +
> + l3c1: l3-cache1 {
> + cache-size = <2097152>;
> + cache-line-size = <64>;
> + cache-sets = <2048>;
> + };
> +
> + l3c2: l3-cache2 {
> + cache-size = <2097152>;
> + cache-line-size = <64>;
> + cache-sets = <2048>;
> + };
> + };
> +
> + pmu {
> + compatible = "arm,armv8-pmuv3";
> + interrupts = <GIC_PPI 7 IRQ_TYPE_LEVEL_HIGH>;
> + status = "okay";
That's the default.
> };
>
> psci {
> --
> 2.33.1
>
>
More information about the linux-arm-kernel
mailing list