[PATCH] clk: sunxi-ng: v3s: add support for variable rate audio pll output

Icenowy Zheng icenowy at aosc.io
Thu Feb 18 03:04:03 EST 2021

于 2021年2月18日 GMT+08:00 下午3:58:35, Maxime Ripard <maxime at cerno.tech> 写到:
>On Fri, Feb 12, 2021 at 02:57:25PM +0100, Tobias Schramm wrote:
>> Previously the variable rate audio pll output was fixed to a divider
>> four. This is unfortunately incompatible with generating commonly
>> I2S core clock rates like 24.576MHz from the 24MHz parent clock.
>> This commit adds support for arbitrary audio pll output dividers to
>> that.
>> Signed-off-by: Tobias Schramm <t.schramm at manjaro.org>
>It's not really clear to me how that would help.

We have introducee SDM-based accurate audio PLL on several
other SoCs. Some people is quite sensitive about audio-related things.

>The closest frequency we can provide for 24.576MHz would be 24580645
>with N = 127, M = 31 and P = 4, so it would work with what we have

More information about the linux-arm-kernel mailing list