[PATCH] clk: xgene: Fix divider with non-zero shift value

[Stephen Boyd]

On 11/19, Loc Ho wrote:
> The X-Gene clock driver missed the divider shift operation when
> set the divider value.
> 
> Signed-off-by: Loc Ho <lho at apm.com>

Applied to clk-next + 

Fixes: 308964caeebc ("clk: Add APM X-Gene SoC clock driver")

-- 
Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum,
a Linux Foundation Collaborative Project