[PATCH] ARM: dts: zynq: Enable PL clocks for Parallella
olof at lixom.net
Sat Nov 8 16:58:02 PST 2014
On Fri, Nov 07, 2014 at 07:44:16AM +0100, Michal Simek wrote:
> On 11/06/2014 06:22 PM, Andreas Färber wrote:
> > The Parallella board comes with a U-Boot bootloader that loads one of
> > two predefined FPGA bitstreams before booting the kernel. Both define an
> > AXI interface to the on-board Epiphany processor.
> > Enable clocks FCLK0..FCLK3 for the Programmable Logic by default.
> > Otherwise accessing, e.g., the ESYSRESET register freezes the board,
> > as seen with the Epiphany SDK tools e-reset and e-hw-rev, using /dev/mem.
> > Cc: <stable at vger.kernel.org> # 3.17.x
> > Signed-off-by: Andreas Färber <afaerber at suse.de>
> > ---
> > Michal/Olof, please consider this trivial patch as a fix for 3.18.
> Acked-by: Michal Simek <michal.simek at xilinx.com>
> Olof, Arnd: Can you please pick this directly?
Done, applied to fixes.
More information about the linux-arm-kernel