This series enables hardware performance counters on the i.MX53 SoC This requires setting registers at both the ARM V7 core level and the i.MX53 SoC level. V2: Rework according to suggestions from Will Deacon: * Make SDER access conditional on DT property * Use existing runtime PM hooks rather than inventing new ones