On 18/02/2026 12:01, Ronald Claveau wrote: > Add SYS PLL for the clock controller of the Amlogic T7 SoC family. You already sent v1 and received feedback. Implement that one. Best regards, Krzysztof