[PATCH v2 2/2] pinctrl: meson: meson8b: rename the NAND DQS pin definitions

Linus Walleij linus.walleij at linaro.org
Fri Apr 7 00:31:25 PDT 2017


On Sat, Apr 1, 2017 at 3:59 PM, Martin Blumenstingl
<martin.blumenstingl at googlemail.com> wrote:

> The NAND DQS pins are currently named nand_dqs_0 and nand_dqs_1.
> However, they both seem to have the same function, just exposed on
> different pins (unlike the ethernet TX pins for example, where there's
> eth_txd0..3 - all of these can be active at the same time as they are
> different data lines).
> Rename the NAND DQS pins to nand_dqs_15 and nand_dqs_18 to reflect that
> it's the same functionality just exposed on different pins (BOOT_15 and
> BOOT_18).
>
> Signed-off-by: Martin Blumenstingl <martin.blumenstingl at googlemail.com>

Patch applied with Kevin's ACK.

Yours,
Linus Walleij



More information about the linux-amlogic mailing list