[PATCH v2 0/2] Add MIPS P8700 compatibles for ACLINT MSWI and MTIMER
Benoît Monin
benoit.monin at bootlin.com
Mon Oct 27 06:12:16 PDT 2025
The ACLINT found in the MIPS P8700 is compliant with the now archived
RISC-V Advanced Core Local Interruptor Specification. There is one
ACLINT controller per cluster, as part of what MIPS calls the coherence
manager.
The MSWI does not require any changes in the code, so only a compatible
string is added.
For the MTIMER, there is no dedicated mtime register to act a reference
in a multi-cluster configuration, and there is no MTIMER without
associated HARTs. A quirk is added to select the reference MTIMER based
on a device tree property.
Signed-off-by: Benoît Monin <benoit.monin at bootlin.com>
---
Changes in v2:
- Select the reference MTIMER based on a DT property, not the first one
found.
- Link to v1: https://lore.kernel.org/r/20251009-p8700-aclint-v1-0-18322c64f968@bootlin.com
---
Benoît Monin (2):
lib: utils/ipi: mswi: add MIPS P8700 compatible
lib: utils/timer: mtimer: add MIPS P8700 compatible
lib/utils/ipi/fdt_ipi_mswi.c | 1 +
lib/utils/timer/fdt_timer_mtimer.c | 25 +++++++++++++++++++------
2 files changed, 20 insertions(+), 6 deletions(-)
---
base-commit: ac16c6b604961525bb096c0513c6ad4dbf5a5695
change-id: 20251008-p8700-aclint-ef8868889745
Best regards,
--
Benoît Monin, Bootlin
Embedded Linux and Kernel engineering
https://bootlin.com
More information about the opensbi
mailing list