[PATCH RFC 08/12] riscv: Add Bouffalo Lab SoC selection

[Conor Dooley]

On Thu, Oct 29, 2026 at 01:05:49AM -0400, Kwanghoon Son wrote:
> Add a platform selection for the BL808 64-bit D0 processor, including
> the T-HEAD errata and common clock framework used by its UART.
> 
> Signed-off-by: Kwanghoon Son <asdfkwang at gmail.com>
> ---
>  arch/riscv/Kconfig.socs | 8 ++++++++
>  1 file changed, 8 insertions(+)
> 
> diff --git a/arch/riscv/Kconfig.socs b/arch/riscv/Kconfig.socs
> index cecbce0c498384d3283ed23cbf2514391eee361d..ea4667da7716a9a8d2ae156c422b277064b42530 100644
> --- a/arch/riscv/Kconfig.socs
> +++ b/arch/riscv/Kconfig.socs
> @@ -12,6 +12,14 @@ config ARCH_ANLOGIC
>  	help
>  	  This enables support for Anlogic SoC platform hardware.
>  
> +config ARCH_BOUFFALOLAB
> +	bool "Bouffalo Lab BL808 SoC"

Ideally, this should be more generic because it would eventually include
other bouffalo devices.

> +	depends on 64BIT && MMU
> +	select ERRATA_THEAD

> +	select COMMON_CLK

This is not needed, there's a select of COMMON_CLK at the arch level.

> +	help
> +	  This enables support for Bouffalo Lab SoC platform hardware.
> +
>  config ARCH_ESWIN
>  	bool "ESWIN SoCs"
>  	help
> 
> -- 
> 2.47.3
> 
-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 228 bytes
Desc: not available
URL: <http://lists.infradead.org/pipermail/linux-riscv/attachments/20261029/cefed724/attachment.sig>