[PATCH] cache: sifive_ccache: Add StarFive JH7110 SoC support
Conor Dooley
conor at kernel.org
Thu May 21 03:12:52 PDT 2026
From: Conor Dooley <conor.dooley at microchip.com>
On Thu, 30 Apr 2026 03:52:59 +0000, Dominique Belhachemi wrote:
> This cache controller is also used on the StarFive JH7110 SoC. It does
> not have the data-uncorrectable ECC quirk that JH7100 has, so only
> QUIRK_NONSTANDARD_CACHE_OPS is set.
Applied to riscv-soc-for-next, thanks!
[1/1] cache: sifive_ccache: Add StarFive JH7110 SoC support
https://git.kernel.org/conor/c/8e2501e1494c
Thanks,
Conor.
More information about the linux-riscv
mailing list