[PATCH v4 03/10] acpi: Introduce SSE in HEST notification types
Himanshu Chauhan
himanshu.chauhan at oss.qualcomm.com
Sun May 17 20:06:40 PDT 2026
Hi Rafael,
On Thu, May 14, 2026 at 12:56 AM Rafael J. Wysocki <rafael at kernel.org> wrote:
>
> On Wed, May 13, 2026 at 10:44 AM Himanshu Chauhan
> <himanshu.chauhan at oss.qualcomm.com> wrote:
> >
> > Introduce a new HEST notification type for RISC-V SSE events.
> > The GHES entry's notification structure contains the notification
> > to be used for a given error source. For error sources delivering
> > events over SSE, it should contain the new SSE notification type.
> >
> > Signed-off-by: Himanshu Chauhan <himanshu.chauhan at oss.qualcomm.com>
> > Reviewed-by: Clément Léger <cleger at rivosinc.com>
> > ---
> > include/acpi/actbl1.h | 3 ++-
> > 1 file changed, 2 insertions(+), 1 deletion(-)
> >
> > diff --git a/include/acpi/actbl1.h b/include/acpi/actbl1.h
> > index f72e00517eb3..2a8167979458 100644
> > --- a/include/acpi/actbl1.h
> > +++ b/include/acpi/actbl1.h
>
> This is an ACPICA change, so it should go through the upstream ACPICA
> project on GitHub. See
>
> Documentation/driver-api/acpi/linuxized-acpica.rst
>
> for more information.
>
> If there is already an upstream ACPICA commit making this change,
> please add a Link: tag pointing to that commit to the $subject patch.
I have already provided the pull request in ACPICA on github in the
cover letter.
Below is the part of the cover letter.
- Raised a review request for patch "Introduce SSE in HEST
notification types" in ACPICA
https://github.com/acpica/acpica/pull/1170
Keeping the patch here for complete functionality
Thanks
Regards
Himanshu
>
> > @@ -1798,7 +1798,8 @@ enum acpi_hest_notify_types {
> > ACPI_HEST_NOTIFY_SEI = 9, /* ACPI 6.1 */
> > ACPI_HEST_NOTIFY_GSIV = 10, /* ACPI 6.1 */
> > ACPI_HEST_NOTIFY_SOFTWARE_DELEGATED = 11, /* ACPI 6.2 */
> > - ACPI_HEST_NOTIFY_RESERVED = 12 /* 12 and greater are reserved */
> > + ACPI_HEST_NOTIFY_SSE = 12, /* RISCV SSE */
> > + ACPI_HEST_NOTIFY_RESERVED = 13 /* 13 and greater are reserved */
> > };
> >
> > /* Values for config_write_enable bitfield above */
> > --
> > 2.43.0
> >
> >
More information about the linux-riscv
mailing list