[RFC PATCH 0/3] dt-bindings: riscv: Add RISC-V Worlds and SiFive WorldGuard DT bindings
Yu-Chien Peter Lin
peter.lin at sifive.com
Fri Jun 19 03:58:31 PDT 2026
Add device tree bindings for RISC-V Worlds, a standard extension that tags
every transaction with a World ID for fine-grained isolation. SiFive's
WorldGuard Checker is a hardware firewall in the system interconnect that
inspects transaction WIDs and enforces per-World access policies on memory
and MMIO devices.
The three patches add: Worlds ISA extension properties (riscv,nworlds and
sifive,trustedwid on /cpus), per-hart World ID constraints (riscv,pmwid,
riscv,pmwidlist, riscv,pmlwidlist on cpu at X nodes), and the wgchecker2
binding with access-controller specifiers.
The access-controllers specifier carries range, permission and config fields
to support three use cases:
1. single range device protection
2. discontiguous range device protection
3. sub-range memory partitioning.
Link: https://github.com/riscvarchive/security/blob/main/papers/worldguard%20proposal.pdf
Yu-Chien Peter Lin (3):
dt-bindings: riscv: Add Worlds ISA extensions
dt-bindings: riscv: Add Worlds per-hart properties
dt-bindings: sifive: Add WorldGuard Checker
.../devicetree/bindings/riscv/cpus.yaml | 21 ++
.../devicetree/bindings/riscv/extensions.yaml | 29 +++
.../devicetree/bindings/riscv/worlds.yaml | 86 +++++++
.../bindings/sifive/sifive,wgchecker2.yaml | 237 ++++++++++++++++++
4 files changed, 373 insertions(+)
create mode 100644 Documentation/devicetree/bindings/riscv/worlds.yaml
create mode 100644 Documentation/devicetree/bindings/sifive/sifive,wgchecker2.yaml
--
2.43.7
More information about the linux-riscv
mailing list