[PATCH v8 08/22] RISC-V: Add Sscfg extension CSR definition

Charlie Jenkins thecharlesjenkins at gmail.com
Mon Jul 20 00:21:59 PDT 2026


On Wed, 01 Jul 2026 01:46:56 -0700, Atish Patra <atish.patra at linux.dev> wrote:
> This adds the scountinhibit CSR definition and S-mode accessible hpmevent
> bits defined by smcdeleg/ssccfg. scountinhibit allows S-mode to start/stop
> counters directly from S-mode without invoking SBI calls to M-mode. It is
> also used to figure out the counters delegated to S-mode by the M-mode as
> well.
> 
> Signed-off-by: Kaiwen Xue <kaiwenx at rivosinc.com>

Does this need to be signed off by you?

Reviewed-by: Charlie Jenkins <thecharlesjenkins at gmail.com>
Tested-by: Charlie Jenkins <thecharlesjenkins at gmail.com>

-- 
- Charlie




More information about the linux-riscv mailing list