[PATCH v6 0/4] RISC-V: re-enable gcc + rust builds

Asuna Yang xinrui.riscv at isrc.iscas.ac.cn
Wed Jan 21 23:20:06 PST 2026

Previous message (by thread): [PATCH v2 4/4] riscv: dts: andes: qilai: add I2C controller
Next message (by thread): [PATCH v6 0/4] RISC-V: re-enable gcc + rust builds
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

Gently ping. I think this patch is ready for review. Is there anything 
else I need to do before merging?

Best regards,
Asuna Yang

Previous message (by thread): [PATCH v2 4/4] riscv: dts: andes: qilai: add I2C controller
Next message (by thread): [PATCH v6 0/4] RISC-V: re-enable gcc + rust builds
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the linux-riscv mailing list