[PATCH v2 3/4] riscv: dts: sophgo: sg2044: Add "b" ISA extension
Inochi Amaoto
inochiama at gmail.com
Wed Jan 14 16:28:15 PST 2026
On Thu, Jan 15, 2026 at 07:18:59AM +0800, Guodong Xu wrote:
> "b" is ratified (Apr/2024) much later than its components zba/zbb/zbs
> (Jun/2021). With "b" added into riscv/extensions.yaml, a dependency
> checking rule is now enforced, which requires that when zba, zbb, and zbs
> are all specified, "b" must be added as well. Failing to do this will
> cause dtbs_check schema check warnings.
>
> According to uabi.rst, as a single-letter extension, "b" should be added
> after "c" in canonical order.
>
> Update sg2044-cpus.dtsi to conform to this rule.
>
> Signed-off-by: Guodong Xu <guodong at riscstar.com>
> ---
> v2: New patch, a split from the Patch 2 in v1. This patch is for
> Sophgo sg2044.
> ---
> arch/riscv/boot/dts/sophgo/sg2044-cpus.dtsi | 256 ++++++++++++++--------------
> 1 file changed, 128 insertions(+), 128 deletions(-)
>
LGTM, I will queue this patch for the next rc.
Reviewed-by: Inochi Amaoto <inochiama at gmail.com>
> diff --git a/arch/riscv/boot/dts/sophgo/sg2044-cpus.dtsi b/arch/riscv/boot/dts/sophgo/sg2044-cpus.dtsi
> index 523799a1a8b8..3135409c2149 100644
> --- a/arch/riscv/boot/dts/sophgo/sg2044-cpus.dtsi
> +++ b/arch/riscv/boot/dts/sophgo/sg2044-cpus.dtsi
> @@ -24,10 +24,10 @@ cpu0: cpu at 0 {
> device_type = "cpu";
> mmu-type = "riscv,sv48";
> next-level-cache = <&l2_cache0>;
> - riscv,isa = "rv64imafdcv";
> + riscv,isa = "rv64imafdcbv";
> riscv,isa-base = "rv64i";
> riscv,isa-extensions = "i", "m", "a", "f", "d", "c",
> - "v", "sscofpmf", "sstc",
> + "b", "v", "sscofpmf", "sstc",
> "svinval", "svnapot", "svpbmt",
> "zawrs", "zba", "zbb", "zbc",
> "zbs", "zca", "zcb", "zcd",
> @@ -60,10 +60,10 @@ cpu1: cpu at 1 {
> device_type = "cpu";
> mmu-type = "riscv,sv48";
> next-level-cache = <&l2_cache0>;
> - riscv,isa = "rv64imafdcv";
> + riscv,isa = "rv64imafdcbv";
> riscv,isa-base = "rv64i";
> riscv,isa-extensions = "i", "m", "a", "f", "d", "c",
> - "v", "sscofpmf", "sstc",
> + "b", "v", "sscofpmf", "sstc",
> "svinval", "svnapot", "svpbmt",
> "zawrs", "zba", "zbb", "zbc",
> "zbs", "zca", "zcb", "zcd",
> @@ -96,10 +96,10 @@ cpu2: cpu at 2 {
> device_type = "cpu";
> mmu-type = "riscv,sv48";
> next-level-cache = <&l2_cache0>;
> - riscv,isa = "rv64imafdcv";
> + riscv,isa = "rv64imafdcbv";
> riscv,isa-base = "rv64i";
> riscv,isa-extensions = "i", "m", "a", "f", "d", "c",
> - "v", "sscofpmf", "sstc",
> + "b", "v", "sscofpmf", "sstc",
> "svinval", "svnapot", "svpbmt",
> "zawrs", "zba", "zbb", "zbc",
> "zbs", "zca", "zcb", "zcd",
> @@ -132,10 +132,10 @@ cpu3: cpu at 3 {
> device_type = "cpu";
> mmu-type = "riscv,sv48";
> next-level-cache = <&l2_cache0>;
> - riscv,isa = "rv64imafdcv";
> + riscv,isa = "rv64imafdcbv";
> riscv,isa-base = "rv64i";
> riscv,isa-extensions = "i", "m", "a", "f", "d", "c",
> - "v", "sscofpmf", "sstc",
> + "b", "v", "sscofpmf", "sstc",
> "svinval", "svnapot", "svpbmt",
> "zawrs", "zba", "zbb", "zbc",
> "zbs", "zca", "zcb", "zcd",
> @@ -168,10 +168,10 @@ cpu4: cpu at 4 {
> device_type = "cpu";
> mmu-type = "riscv,sv48";
> next-level-cache = <&l2_cache1>;
> - riscv,isa = "rv64imafdcv";
> + riscv,isa = "rv64imafdcbv";
> riscv,isa-base = "rv64i";
> riscv,isa-extensions = "i", "m", "a", "f", "d", "c",
> - "v", "sscofpmf", "sstc",
> + "b", "v", "sscofpmf", "sstc",
> "svinval", "svnapot", "svpbmt",
> "zawrs", "zba", "zbb", "zbc",
> "zbs", "zca", "zcb", "zcd",
> @@ -204,10 +204,10 @@ cpu5: cpu at 5 {
> device_type = "cpu";
> mmu-type = "riscv,sv48";
> next-level-cache = <&l2_cache1>;
> - riscv,isa = "rv64imafdcv";
> + riscv,isa = "rv64imafdcbv";
> riscv,isa-base = "rv64i";
> riscv,isa-extensions = "i", "m", "a", "f", "d", "c",
> - "v", "sscofpmf", "sstc",
> + "b", "v", "sscofpmf", "sstc",
> "svinval", "svnapot", "svpbmt",
> "zawrs", "zba", "zbb", "zbc",
> "zbs", "zca", "zcb", "zcd",
> @@ -240,10 +240,10 @@ cpu6: cpu at 6 {
> device_type = "cpu";
> mmu-type = "riscv,sv48";
> next-level-cache = <&l2_cache1>;
> - riscv,isa = "rv64imafdcv";
> + riscv,isa = "rv64imafdcbv";
> riscv,isa-base = "rv64i";
> riscv,isa-extensions = "i", "m", "a", "f", "d", "c",
> - "v", "sscofpmf", "sstc",
> + "b", "v", "sscofpmf", "sstc",
> "svinval", "svnapot", "svpbmt",
> "zawrs", "zba", "zbb", "zbc",
> "zbs", "zca", "zcb", "zcd",
> @@ -276,10 +276,10 @@ cpu7: cpu at 7 {
> device_type = "cpu";
> mmu-type = "riscv,sv48";
> next-level-cache = <&l2_cache1>;
> - riscv,isa = "rv64imafdcv";
> + riscv,isa = "rv64imafdcbv";
> riscv,isa-base = "rv64i";
> riscv,isa-extensions = "i", "m", "a", "f", "d", "c",
> - "v", "sscofpmf", "sstc",
> + "b", "v", "sscofpmf", "sstc",
> "svinval", "svnapot", "svpbmt",
> "zawrs", "zba", "zbb", "zbc",
> "zbs", "zca", "zcb", "zcd",
> @@ -312,10 +312,10 @@ cpu8: cpu at 8 {
> device_type = "cpu";
> mmu-type = "riscv,sv48";
> next-level-cache = <&l2_cache2>;
> - riscv,isa = "rv64imafdcv";
> + riscv,isa = "rv64imafdcbv";
> riscv,isa-base = "rv64i";
> riscv,isa-extensions = "i", "m", "a", "f", "d", "c",
> - "v", "sscofpmf", "sstc",
> + "b", "v", "sscofpmf", "sstc",
> "svinval", "svnapot", "svpbmt",
> "zawrs", "zba", "zbb", "zbc",
> "zbs", "zca", "zcb", "zcd",
> @@ -348,10 +348,10 @@ cpu9: cpu at 9 {
> device_type = "cpu";
> mmu-type = "riscv,sv48";
> next-level-cache = <&l2_cache2>;
> - riscv,isa = "rv64imafdcv";
> + riscv,isa = "rv64imafdcbv";
> riscv,isa-base = "rv64i";
> riscv,isa-extensions = "i", "m", "a", "f", "d", "c",
> - "v", "sscofpmf", "sstc",
> + "b", "v", "sscofpmf", "sstc",
> "svinval", "svnapot", "svpbmt",
> "zawrs", "zba", "zbb", "zbc",
> "zbs", "zca", "zcb", "zcd",
> @@ -384,10 +384,10 @@ cpu10: cpu at 10 {
> device_type = "cpu";
> mmu-type = "riscv,sv48";
> next-level-cache = <&l2_cache2>;
> - riscv,isa = "rv64imafdcv";
> + riscv,isa = "rv64imafdcbv";
> riscv,isa-base = "rv64i";
> riscv,isa-extensions = "i", "m", "a", "f", "d", "c",
> - "v", "sscofpmf", "sstc",
> + "b", "v", "sscofpmf", "sstc",
> "svinval", "svnapot", "svpbmt",
> "zawrs", "zba", "zbb", "zbc",
> "zbs", "zca", "zcb", "zcd",
> @@ -420,10 +420,10 @@ cpu11: cpu at 11 {
> device_type = "cpu";
> mmu-type = "riscv,sv48";
> next-level-cache = <&l2_cache2>;
> - riscv,isa = "rv64imafdcv";
> + riscv,isa = "rv64imafdcbv";
> riscv,isa-base = "rv64i";
> riscv,isa-extensions = "i", "m", "a", "f", "d", "c",
> - "v", "sscofpmf", "sstc",
> + "b", "v", "sscofpmf", "sstc",
> "svinval", "svnapot", "svpbmt",
> "zawrs", "zba", "zbb", "zbc",
> "zbs", "zca", "zcb", "zcd",
> @@ -456,10 +456,10 @@ cpu12: cpu at 12 {
> device_type = "cpu";
> mmu-type = "riscv,sv48";
> next-level-cache = <&l2_cache3>;
> - riscv,isa = "rv64imafdcv";
> + riscv,isa = "rv64imafdcbv";
> riscv,isa-base = "rv64i";
> riscv,isa-extensions = "i", "m", "a", "f", "d", "c",
> - "v", "sscofpmf", "sstc",
> + "b", "v", "sscofpmf", "sstc",
> "svinval", "svnapot", "svpbmt",
> "zawrs", "zba", "zbb", "zbc",
> "zbs", "zca", "zcb", "zcd",
> @@ -492,10 +492,10 @@ cpu13: cpu at 13 {
> device_type = "cpu";
> mmu-type = "riscv,sv48";
> next-level-cache = <&l2_cache3>;
> - riscv,isa = "rv64imafdcv";
> + riscv,isa = "rv64imafdcbv";
> riscv,isa-base = "rv64i";
> riscv,isa-extensions = "i", "m", "a", "f", "d", "c",
> - "v", "sscofpmf", "sstc",
> + "b", "v", "sscofpmf", "sstc",
> "svinval", "svnapot", "svpbmt",
> "zawrs", "zba", "zbb", "zbc",
> "zbs", "zca", "zcb", "zcd",
> @@ -528,10 +528,10 @@ cpu14: cpu at 14 {
> device_type = "cpu";
> mmu-type = "riscv,sv48";
> next-level-cache = <&l2_cache3>;
> - riscv,isa = "rv64imafdcv";
> + riscv,isa = "rv64imafdcbv";
> riscv,isa-base = "rv64i";
> riscv,isa-extensions = "i", "m", "a", "f", "d", "c",
> - "v", "sscofpmf", "sstc",
> + "b", "v", "sscofpmf", "sstc",
> "svinval", "svnapot", "svpbmt",
> "zawrs", "zba", "zbb", "zbc",
> "zbs", "zca", "zcb", "zcd",
> @@ -564,10 +564,10 @@ cpu15: cpu at 15 {
> device_type = "cpu";
> mmu-type = "riscv,sv48";
> next-level-cache = <&l2_cache3>;
> - riscv,isa = "rv64imafdcv";
> + riscv,isa = "rv64imafdcbv";
> riscv,isa-base = "rv64i";
> riscv,isa-extensions = "i", "m", "a", "f", "d", "c",
> - "v", "sscofpmf", "sstc",
> + "b", "v", "sscofpmf", "sstc",
> "svinval", "svnapot", "svpbmt",
> "zawrs", "zba", "zbb", "zbc",
> "zbs", "zca", "zcb", "zcd",
> @@ -600,10 +600,10 @@ cpu16: cpu at 16 {
> device_type = "cpu";
> mmu-type = "riscv,sv48";
> next-level-cache = <&l2_cache4>;
> - riscv,isa = "rv64imafdcv";
> + riscv,isa = "rv64imafdcbv";
> riscv,isa-base = "rv64i";
> riscv,isa-extensions = "i", "m", "a", "f", "d", "c",
> - "v", "sscofpmf", "sstc",
> + "b", "v", "sscofpmf", "sstc",
> "svinval", "svnapot", "svpbmt",
> "zawrs", "zba", "zbb", "zbc",
> "zbs", "zca", "zcb", "zcd",
> @@ -636,10 +636,10 @@ cpu17: cpu at 17 {
> device_type = "cpu";
> mmu-type = "riscv,sv48";
> next-level-cache = <&l2_cache4>;
> - riscv,isa = "rv64imafdcv";
> + riscv,isa = "rv64imafdcbv";
> riscv,isa-base = "rv64i";
> riscv,isa-extensions = "i", "m", "a", "f", "d", "c",
> - "v", "sscofpmf", "sstc",
> + "b", "v", "sscofpmf", "sstc",
> "svinval", "svnapot", "svpbmt",
> "zawrs", "zba", "zbb", "zbc",
> "zbs", "zca", "zcb", "zcd",
> @@ -672,10 +672,10 @@ cpu18: cpu at 18 {
> device_type = "cpu";
> mmu-type = "riscv,sv48";
> next-level-cache = <&l2_cache4>;
> - riscv,isa = "rv64imafdcv";
> + riscv,isa = "rv64imafdcbv";
> riscv,isa-base = "rv64i";
> riscv,isa-extensions = "i", "m", "a", "f", "d", "c",
> - "v", "sscofpmf", "sstc",
> + "b", "v", "sscofpmf", "sstc",
> "svinval", "svnapot", "svpbmt",
> "zawrs", "zba", "zbb", "zbc",
> "zbs", "zca", "zcb", "zcd",
> @@ -708,10 +708,10 @@ cpu19: cpu at 19 {
> device_type = "cpu";
> mmu-type = "riscv,sv48";
> next-level-cache = <&l2_cache4>;
> - riscv,isa = "rv64imafdcv";
> + riscv,isa = "rv64imafdcbv";
> riscv,isa-base = "rv64i";
> riscv,isa-extensions = "i", "m", "a", "f", "d", "c",
> - "v", "sscofpmf", "sstc",
> + "b", "v", "sscofpmf", "sstc",
> "svinval", "svnapot", "svpbmt",
> "zawrs", "zba", "zbb", "zbc",
> "zbs", "zca", "zcb", "zcd",
> @@ -744,10 +744,10 @@ cpu20: cpu at 20 {
> device_type = "cpu";
> mmu-type = "riscv,sv48";
> next-level-cache = <&l2_cache5>;
> - riscv,isa = "rv64imafdcv";
> + riscv,isa = "rv64imafdcbv";
> riscv,isa-base = "rv64i";
> riscv,isa-extensions = "i", "m", "a", "f", "d", "c",
> - "v", "sscofpmf", "sstc",
> + "b", "v", "sscofpmf", "sstc",
> "svinval", "svnapot", "svpbmt",
> "zawrs", "zba", "zbb", "zbc",
> "zbs", "zca", "zcb", "zcd",
> @@ -780,10 +780,10 @@ cpu21: cpu at 21 {
> device_type = "cpu";
> mmu-type = "riscv,sv48";
> next-level-cache = <&l2_cache5>;
> - riscv,isa = "rv64imafdcv";
> + riscv,isa = "rv64imafdcbv";
> riscv,isa-base = "rv64i";
> riscv,isa-extensions = "i", "m", "a", "f", "d", "c",
> - "v", "sscofpmf", "sstc",
> + "b", "v", "sscofpmf", "sstc",
> "svinval", "svnapot", "svpbmt",
> "zawrs", "zba", "zbb", "zbc",
> "zbs", "zca", "zcb", "zcd",
> @@ -816,10 +816,10 @@ cpu22: cpu at 22 {
> device_type = "cpu";
> mmu-type = "riscv,sv48";
> next-level-cache = <&l2_cache5>;
> - riscv,isa = "rv64imafdcv";
> + riscv,isa = "rv64imafdcbv";
> riscv,isa-base = "rv64i";
> riscv,isa-extensions = "i", "m", "a", "f", "d", "c",
> - "v", "sscofpmf", "sstc",
> + "b", "v", "sscofpmf", "sstc",
> "svinval", "svnapot", "svpbmt",
> "zawrs", "zba", "zbb", "zbc",
> "zbs", "zca", "zcb", "zcd",
> @@ -852,10 +852,10 @@ cpu23: cpu at 23 {
> device_type = "cpu";
> mmu-type = "riscv,sv48";
> next-level-cache = <&l2_cache5>;
> - riscv,isa = "rv64imafdcv";
> + riscv,isa = "rv64imafdcbv";
> riscv,isa-base = "rv64i";
> riscv,isa-extensions = "i", "m", "a", "f", "d", "c",
> - "v", "sscofpmf", "sstc",
> + "b", "v", "sscofpmf", "sstc",
> "svinval", "svnapot", "svpbmt",
> "zawrs", "zba", "zbb", "zbc",
> "zbs", "zca", "zcb", "zcd",
> @@ -888,10 +888,10 @@ cpu24: cpu at 24 {
> device_type = "cpu";
> mmu-type = "riscv,sv48";
> next-level-cache = <&l2_cache6>;
> - riscv,isa = "rv64imafdcv";
> + riscv,isa = "rv64imafdcbv";
> riscv,isa-base = "rv64i";
> riscv,isa-extensions = "i", "m", "a", "f", "d", "c",
> - "v", "sscofpmf", "sstc",
> + "b", "v", "sscofpmf", "sstc",
> "svinval", "svnapot", "svpbmt",
> "zawrs", "zba", "zbb", "zbc",
> "zbs", "zca", "zcb", "zcd",
> @@ -924,10 +924,10 @@ cpu25: cpu at 25 {
> device_type = "cpu";
> mmu-type = "riscv,sv48";
> next-level-cache = <&l2_cache6>;
> - riscv,isa = "rv64imafdcv";
> + riscv,isa = "rv64imafdcbv";
> riscv,isa-base = "rv64i";
> riscv,isa-extensions = "i", "m", "a", "f", "d", "c",
> - "v", "sscofpmf", "sstc",
> + "b", "v", "sscofpmf", "sstc",
> "svinval", "svnapot", "svpbmt",
> "zawrs", "zba", "zbb", "zbc",
> "zbs", "zca", "zcb", "zcd",
> @@ -960,10 +960,10 @@ cpu26: cpu at 26 {
> device_type = "cpu";
> mmu-type = "riscv,sv48";
> next-level-cache = <&l2_cache6>;
> - riscv,isa = "rv64imafdcv";
> + riscv,isa = "rv64imafdcbv";
> riscv,isa-base = "rv64i";
> riscv,isa-extensions = "i", "m", "a", "f", "d", "c",
> - "v", "sscofpmf", "sstc",
> + "b", "v", "sscofpmf", "sstc",
> "svinval", "svnapot", "svpbmt",
> "zawrs", "zba", "zbb", "zbc",
> "zbs", "zca", "zcb", "zcd",
> @@ -996,10 +996,10 @@ cpu27: cpu at 27 {
> device_type = "cpu";
> mmu-type = "riscv,sv48";
> next-level-cache = <&l2_cache6>;
> - riscv,isa = "rv64imafdcv";
> + riscv,isa = "rv64imafdcbv";
> riscv,isa-base = "rv64i";
> riscv,isa-extensions = "i", "m", "a", "f", "d", "c",
> - "v", "sscofpmf", "sstc",
> + "b", "v", "sscofpmf", "sstc",
> "svinval", "svnapot", "svpbmt",
> "zawrs", "zba", "zbb", "zbc",
> "zbs", "zca", "zcb", "zcd",
> @@ -1032,10 +1032,10 @@ cpu28: cpu at 28 {
> device_type = "cpu";
> mmu-type = "riscv,sv48";
> next-level-cache = <&l2_cache7>;
> - riscv,isa = "rv64imafdcv";
> + riscv,isa = "rv64imafdcbv";
> riscv,isa-base = "rv64i";
> riscv,isa-extensions = "i", "m", "a", "f", "d", "c",
> - "v", "sscofpmf", "sstc",
> + "b", "v", "sscofpmf", "sstc",
> "svinval", "svnapot", "svpbmt",
> "zawrs", "zba", "zbb", "zbc",
> "zbs", "zca", "zcb", "zcd",
> @@ -1068,10 +1068,10 @@ cpu29: cpu at 29 {
> device_type = "cpu";
> mmu-type = "riscv,sv48";
> next-level-cache = <&l2_cache7>;
> - riscv,isa = "rv64imafdcv";
> + riscv,isa = "rv64imafdcbv";
> riscv,isa-base = "rv64i";
> riscv,isa-extensions = "i", "m", "a", "f", "d", "c",
> - "v", "sscofpmf", "sstc",
> + "b", "v", "sscofpmf", "sstc",
> "svinval", "svnapot", "svpbmt",
> "zawrs", "zba", "zbb", "zbc",
> "zbs", "zca", "zcb", "zcd",
> @@ -1104,10 +1104,10 @@ cpu30: cpu at 30 {
> device_type = "cpu";
> mmu-type = "riscv,sv48";
> next-level-cache = <&l2_cache7>;
> - riscv,isa = "rv64imafdcv";
> + riscv,isa = "rv64imafdcbv";
> riscv,isa-base = "rv64i";
> riscv,isa-extensions = "i", "m", "a", "f", "d", "c",
> - "v", "sscofpmf", "sstc",
> + "b", "v", "sscofpmf", "sstc",
> "svinval", "svnapot", "svpbmt",
> "zawrs", "zba", "zbb", "zbc",
> "zbs", "zca", "zcb", "zcd",
> @@ -1140,10 +1140,10 @@ cpu31: cpu at 31 {
> device_type = "cpu";
> mmu-type = "riscv,sv48";
> next-level-cache = <&l2_cache7>;
> - riscv,isa = "rv64imafdcv";
> + riscv,isa = "rv64imafdcbv";
> riscv,isa-base = "rv64i";
> riscv,isa-extensions = "i", "m", "a", "f", "d", "c",
> - "v", "sscofpmf", "sstc",
> + "b", "v", "sscofpmf", "sstc",
> "svinval", "svnapot", "svpbmt",
> "zawrs", "zba", "zbb", "zbc",
> "zbs", "zca", "zcb", "zcd",
> @@ -1176,10 +1176,10 @@ cpu32: cpu at 32 {
> device_type = "cpu";
> mmu-type = "riscv,sv48";
> next-level-cache = <&l2_cache8>;
> - riscv,isa = "rv64imafdcv";
> + riscv,isa = "rv64imafdcbv";
> riscv,isa-base = "rv64i";
> riscv,isa-extensions = "i", "m", "a", "f", "d", "c",
> - "v", "sscofpmf", "sstc",
> + "b", "v", "sscofpmf", "sstc",
> "svinval", "svnapot", "svpbmt",
> "zawrs", "zba", "zbb", "zbc",
> "zbs", "zca", "zcb", "zcd",
> @@ -1212,10 +1212,10 @@ cpu33: cpu at 33 {
> device_type = "cpu";
> mmu-type = "riscv,sv48";
> next-level-cache = <&l2_cache8>;
> - riscv,isa = "rv64imafdcv";
> + riscv,isa = "rv64imafdcbv";
> riscv,isa-base = "rv64i";
> riscv,isa-extensions = "i", "m", "a", "f", "d", "c",
> - "v", "sscofpmf", "sstc",
> + "b", "v", "sscofpmf", "sstc",
> "svinval", "svnapot", "svpbmt",
> "zawrs", "zba", "zbb", "zbc",
> "zbs", "zca", "zcb", "zcd",
> @@ -1248,10 +1248,10 @@ cpu34: cpu at 34 {
> device_type = "cpu";
> mmu-type = "riscv,sv48";
> next-level-cache = <&l2_cache8>;
> - riscv,isa = "rv64imafdcv";
> + riscv,isa = "rv64imafdcbv";
> riscv,isa-base = "rv64i";
> riscv,isa-extensions = "i", "m", "a", "f", "d", "c",
> - "v", "sscofpmf", "sstc",
> + "b", "v", "sscofpmf", "sstc",
> "svinval", "svnapot", "svpbmt",
> "zawrs", "zba", "zbb", "zbc",
> "zbs", "zca", "zcb", "zcd",
> @@ -1284,10 +1284,10 @@ cpu35: cpu at 35 {
> device_type = "cpu";
> mmu-type = "riscv,sv48";
> next-level-cache = <&l2_cache8>;
> - riscv,isa = "rv64imafdcv";
> + riscv,isa = "rv64imafdcbv";
> riscv,isa-base = "rv64i";
> riscv,isa-extensions = "i", "m", "a", "f", "d", "c",
> - "v", "sscofpmf", "sstc",
> + "b", "v", "sscofpmf", "sstc",
> "svinval", "svnapot", "svpbmt",
> "zawrs", "zba", "zbb", "zbc",
> "zbs", "zca", "zcb", "zcd",
> @@ -1320,10 +1320,10 @@ cpu36: cpu at 36 {
> device_type = "cpu";
> mmu-type = "riscv,sv48";
> next-level-cache = <&l2_cache9>;
> - riscv,isa = "rv64imafdcv";
> + riscv,isa = "rv64imafdcbv";
> riscv,isa-base = "rv64i";
> riscv,isa-extensions = "i", "m", "a", "f", "d", "c",
> - "v", "sscofpmf", "sstc",
> + "b", "v", "sscofpmf", "sstc",
> "svinval", "svnapot", "svpbmt",
> "zawrs", "zba", "zbb", "zbc",
> "zbs", "zca", "zcb", "zcd",
> @@ -1356,10 +1356,10 @@ cpu37: cpu at 37 {
> device_type = "cpu";
> mmu-type = "riscv,sv48";
> next-level-cache = <&l2_cache9>;
> - riscv,isa = "rv64imafdcv";
> + riscv,isa = "rv64imafdcbv";
> riscv,isa-base = "rv64i";
> riscv,isa-extensions = "i", "m", "a", "f", "d", "c",
> - "v", "sscofpmf", "sstc",
> + "b", "v", "sscofpmf", "sstc",
> "svinval", "svnapot", "svpbmt",
> "zawrs", "zba", "zbb", "zbc",
> "zbs", "zca", "zcb", "zcd",
> @@ -1392,10 +1392,10 @@ cpu38: cpu at 38 {
> device_type = "cpu";
> mmu-type = "riscv,sv48";
> next-level-cache = <&l2_cache9>;
> - riscv,isa = "rv64imafdcv";
> + riscv,isa = "rv64imafdcbv";
> riscv,isa-base = "rv64i";
> riscv,isa-extensions = "i", "m", "a", "f", "d", "c",
> - "v", "sscofpmf", "sstc",
> + "b", "v", "sscofpmf", "sstc",
> "svinval", "svnapot", "svpbmt",
> "zawrs", "zba", "zbb", "zbc",
> "zbs", "zca", "zcb", "zcd",
> @@ -1428,10 +1428,10 @@ cpu39: cpu at 39 {
> device_type = "cpu";
> mmu-type = "riscv,sv48";
> next-level-cache = <&l2_cache9>;
> - riscv,isa = "rv64imafdcv";
> + riscv,isa = "rv64imafdcbv";
> riscv,isa-base = "rv64i";
> riscv,isa-extensions = "i", "m", "a", "f", "d", "c",
> - "v", "sscofpmf", "sstc",
> + "b", "v", "sscofpmf", "sstc",
> "svinval", "svnapot", "svpbmt",
> "zawrs", "zba", "zbb", "zbc",
> "zbs", "zca", "zcb", "zcd",
> @@ -1464,10 +1464,10 @@ cpu40: cpu at 40 {
> device_type = "cpu";
> mmu-type = "riscv,sv48";
> next-level-cache = <&l2_cache10>;
> - riscv,isa = "rv64imafdcv";
> + riscv,isa = "rv64imafdcbv";
> riscv,isa-base = "rv64i";
> riscv,isa-extensions = "i", "m", "a", "f", "d", "c",
> - "v", "sscofpmf", "sstc",
> + "b", "v", "sscofpmf", "sstc",
> "svinval", "svnapot", "svpbmt",
> "zawrs", "zba", "zbb", "zbc",
> "zbs", "zca", "zcb", "zcd",
> @@ -1500,10 +1500,10 @@ cpu41: cpu at 41 {
> device_type = "cpu";
> mmu-type = "riscv,sv48";
> next-level-cache = <&l2_cache10>;
> - riscv,isa = "rv64imafdcv";
> + riscv,isa = "rv64imafdcbv";
> riscv,isa-base = "rv64i";
> riscv,isa-extensions = "i", "m", "a", "f", "d", "c",
> - "v", "sscofpmf", "sstc",
> + "b", "v", "sscofpmf", "sstc",
> "svinval", "svnapot", "svpbmt",
> "zawrs", "zba", "zbb", "zbc",
> "zbs", "zca", "zcb", "zcd",
> @@ -1536,10 +1536,10 @@ cpu42: cpu at 42 {
> device_type = "cpu";
> mmu-type = "riscv,sv48";
> next-level-cache = <&l2_cache10>;
> - riscv,isa = "rv64imafdcv";
> + riscv,isa = "rv64imafdcbv";
> riscv,isa-base = "rv64i";
> riscv,isa-extensions = "i", "m", "a", "f", "d", "c",
> - "v", "sscofpmf", "sstc",
> + "b", "v", "sscofpmf", "sstc",
> "svinval", "svnapot", "svpbmt",
> "zawrs", "zba", "zbb", "zbc",
> "zbs", "zca", "zcb", "zcd",
> @@ -1572,10 +1572,10 @@ cpu43: cpu at 43 {
> device_type = "cpu";
> mmu-type = "riscv,sv48";
> next-level-cache = <&l2_cache10>;
> - riscv,isa = "rv64imafdcv";
> + riscv,isa = "rv64imafdcbv";
> riscv,isa-base = "rv64i";
> riscv,isa-extensions = "i", "m", "a", "f", "d", "c",
> - "v", "sscofpmf", "sstc",
> + "b", "v", "sscofpmf", "sstc",
> "svinval", "svnapot", "svpbmt",
> "zawrs", "zba", "zbb", "zbc",
> "zbs", "zca", "zcb", "zcd",
> @@ -1608,10 +1608,10 @@ cpu44: cpu at 44 {
> device_type = "cpu";
> mmu-type = "riscv,sv48";
> next-level-cache = <&l2_cache11>;
> - riscv,isa = "rv64imafdcv";
> + riscv,isa = "rv64imafdcbv";
> riscv,isa-base = "rv64i";
> riscv,isa-extensions = "i", "m", "a", "f", "d", "c",
> - "v", "sscofpmf", "sstc",
> + "b", "v", "sscofpmf", "sstc",
> "svinval", "svnapot", "svpbmt",
> "zawrs", "zba", "zbb", "zbc",
> "zbs", "zca", "zcb", "zcd",
> @@ -1644,10 +1644,10 @@ cpu45: cpu at 45 {
> device_type = "cpu";
> mmu-type = "riscv,sv48";
> next-level-cache = <&l2_cache11>;
> - riscv,isa = "rv64imafdcv";
> + riscv,isa = "rv64imafdcbv";
> riscv,isa-base = "rv64i";
> riscv,isa-extensions = "i", "m", "a", "f", "d", "c",
> - "v", "sscofpmf", "sstc",
> + "b", "v", "sscofpmf", "sstc",
> "svinval", "svnapot", "svpbmt",
> "zawrs", "zba", "zbb", "zbc",
> "zbs", "zca", "zcb", "zcd",
> @@ -1680,10 +1680,10 @@ cpu46: cpu at 46 {
> device_type = "cpu";
> mmu-type = "riscv,sv48";
> next-level-cache = <&l2_cache11>;
> - riscv,isa = "rv64imafdcv";
> + riscv,isa = "rv64imafdcbv";
> riscv,isa-base = "rv64i";
> riscv,isa-extensions = "i", "m", "a", "f", "d", "c",
> - "v", "sscofpmf", "sstc",
> + "b", "v", "sscofpmf", "sstc",
> "svinval", "svnapot", "svpbmt",
> "zawrs", "zba", "zbb", "zbc",
> "zbs", "zca", "zcb", "zcd",
> @@ -1716,10 +1716,10 @@ cpu47: cpu at 47 {
> device_type = "cpu";
> mmu-type = "riscv,sv48";
> next-level-cache = <&l2_cache11>;
> - riscv,isa = "rv64imafdcv";
> + riscv,isa = "rv64imafdcbv";
> riscv,isa-base = "rv64i";
> riscv,isa-extensions = "i", "m", "a", "f", "d", "c",
> - "v", "sscofpmf", "sstc",
> + "b", "v", "sscofpmf", "sstc",
> "svinval", "svnapot", "svpbmt",
> "zawrs", "zba", "zbb", "zbc",
> "zbs", "zca", "zcb", "zcd",
> @@ -1752,10 +1752,10 @@ cpu48: cpu at 48 {
> device_type = "cpu";
> mmu-type = "riscv,sv48";
> next-level-cache = <&l2_cache12>;
> - riscv,isa = "rv64imafdcv";
> + riscv,isa = "rv64imafdcbv";
> riscv,isa-base = "rv64i";
> riscv,isa-extensions = "i", "m", "a", "f", "d", "c",
> - "v", "sscofpmf", "sstc",
> + "b", "v", "sscofpmf", "sstc",
> "svinval", "svnapot", "svpbmt",
> "zawrs", "zba", "zbb", "zbc",
> "zbs", "zca", "zcb", "zcd",
> @@ -1788,10 +1788,10 @@ cpu49: cpu at 49 {
> device_type = "cpu";
> mmu-type = "riscv,sv48";
> next-level-cache = <&l2_cache12>;
> - riscv,isa = "rv64imafdcv";
> + riscv,isa = "rv64imafdcbv";
> riscv,isa-base = "rv64i";
> riscv,isa-extensions = "i", "m", "a", "f", "d", "c",
> - "v", "sscofpmf", "sstc",
> + "b", "v", "sscofpmf", "sstc",
> "svinval", "svnapot", "svpbmt",
> "zawrs", "zba", "zbb", "zbc",
> "zbs", "zca", "zcb", "zcd",
> @@ -1824,10 +1824,10 @@ cpu50: cpu at 50 {
> device_type = "cpu";
> mmu-type = "riscv,sv48";
> next-level-cache = <&l2_cache12>;
> - riscv,isa = "rv64imafdcv";
> + riscv,isa = "rv64imafdcbv";
> riscv,isa-base = "rv64i";
> riscv,isa-extensions = "i", "m", "a", "f", "d", "c",
> - "v", "sscofpmf", "sstc",
> + "b", "v", "sscofpmf", "sstc",
> "svinval", "svnapot", "svpbmt",
> "zawrs", "zba", "zbb", "zbc",
> "zbs", "zca", "zcb", "zcd",
> @@ -1860,10 +1860,10 @@ cpu51: cpu at 51 {
> device_type = "cpu";
> mmu-type = "riscv,sv48";
> next-level-cache = <&l2_cache12>;
> - riscv,isa = "rv64imafdcv";
> + riscv,isa = "rv64imafdcbv";
> riscv,isa-base = "rv64i";
> riscv,isa-extensions = "i", "m", "a", "f", "d", "c",
> - "v", "sscofpmf", "sstc",
> + "b", "v", "sscofpmf", "sstc",
> "svinval", "svnapot", "svpbmt",
> "zawrs", "zba", "zbb", "zbc",
> "zbs", "zca", "zcb", "zcd",
> @@ -1896,10 +1896,10 @@ cpu52: cpu at 52 {
> device_type = "cpu";
> mmu-type = "riscv,sv48";
> next-level-cache = <&l2_cache13>;
> - riscv,isa = "rv64imafdcv";
> + riscv,isa = "rv64imafdcbv";
> riscv,isa-base = "rv64i";
> riscv,isa-extensions = "i", "m", "a", "f", "d", "c",
> - "v", "sscofpmf", "sstc",
> + "b", "v", "sscofpmf", "sstc",
> "svinval", "svnapot", "svpbmt",
> "zawrs", "zba", "zbb", "zbc",
> "zbs", "zca", "zcb", "zcd",
> @@ -1932,10 +1932,10 @@ cpu53: cpu at 53 {
> device_type = "cpu";
> mmu-type = "riscv,sv48";
> next-level-cache = <&l2_cache13>;
> - riscv,isa = "rv64imafdcv";
> + riscv,isa = "rv64imafdcbv";
> riscv,isa-base = "rv64i";
> riscv,isa-extensions = "i", "m", "a", "f", "d", "c",
> - "v", "sscofpmf", "sstc",
> + "b", "v", "sscofpmf", "sstc",
> "svinval", "svnapot", "svpbmt",
> "zawrs", "zba", "zbb", "zbc",
> "zbs", "zca", "zcb", "zcd",
> @@ -1968,10 +1968,10 @@ cpu54: cpu at 54 {
> device_type = "cpu";
> mmu-type = "riscv,sv48";
> next-level-cache = <&l2_cache13>;
> - riscv,isa = "rv64imafdcv";
> + riscv,isa = "rv64imafdcbv";
> riscv,isa-base = "rv64i";
> riscv,isa-extensions = "i", "m", "a", "f", "d", "c",
> - "v", "sscofpmf", "sstc",
> + "b", "v", "sscofpmf", "sstc",
> "svinval", "svnapot", "svpbmt",
> "zawrs", "zba", "zbb", "zbc",
> "zbs", "zca", "zcb", "zcd",
> @@ -2004,10 +2004,10 @@ cpu55: cpu at 55 {
> device_type = "cpu";
> mmu-type = "riscv,sv48";
> next-level-cache = <&l2_cache13>;
> - riscv,isa = "rv64imafdcv";
> + riscv,isa = "rv64imafdcbv";
> riscv,isa-base = "rv64i";
> riscv,isa-extensions = "i", "m", "a", "f", "d", "c",
> - "v", "sscofpmf", "sstc",
> + "b", "v", "sscofpmf", "sstc",
> "svinval", "svnapot", "svpbmt",
> "zawrs", "zba", "zbb", "zbc",
> "zbs", "zca", "zcb", "zcd",
> @@ -2040,10 +2040,10 @@ cpu56: cpu at 56 {
> device_type = "cpu";
> mmu-type = "riscv,sv48";
> next-level-cache = <&l2_cache14>;
> - riscv,isa = "rv64imafdcv";
> + riscv,isa = "rv64imafdcbv";
> riscv,isa-base = "rv64i";
> riscv,isa-extensions = "i", "m", "a", "f", "d", "c",
> - "v", "sscofpmf", "sstc",
> + "b", "v", "sscofpmf", "sstc",
> "svinval", "svnapot", "svpbmt",
> "zawrs", "zba", "zbb", "zbc",
> "zbs", "zca", "zcb", "zcd",
> @@ -2076,10 +2076,10 @@ cpu57: cpu at 57 {
> device_type = "cpu";
> mmu-type = "riscv,sv48";
> next-level-cache = <&l2_cache14>;
> - riscv,isa = "rv64imafdcv";
> + riscv,isa = "rv64imafdcbv";
> riscv,isa-base = "rv64i";
> riscv,isa-extensions = "i", "m", "a", "f", "d", "c",
> - "v", "sscofpmf", "sstc",
> + "b", "v", "sscofpmf", "sstc",
> "svinval", "svnapot", "svpbmt",
> "zawrs", "zba", "zbb", "zbc",
> "zbs", "zca", "zcb", "zcd",
> @@ -2112,10 +2112,10 @@ cpu58: cpu at 58 {
> device_type = "cpu";
> mmu-type = "riscv,sv48";
> next-level-cache = <&l2_cache14>;
> - riscv,isa = "rv64imafdcv";
> + riscv,isa = "rv64imafdcbv";
> riscv,isa-base = "rv64i";
> riscv,isa-extensions = "i", "m", "a", "f", "d", "c",
> - "v", "sscofpmf", "sstc",
> + "b", "v", "sscofpmf", "sstc",
> "svinval", "svnapot", "svpbmt",
> "zawrs", "zba", "zbb", "zbc",
> "zbs", "zca", "zcb", "zcd",
> @@ -2148,10 +2148,10 @@ cpu59: cpu at 59 {
> device_type = "cpu";
> mmu-type = "riscv,sv48";
> next-level-cache = <&l2_cache14>;
> - riscv,isa = "rv64imafdcv";
> + riscv,isa = "rv64imafdcbv";
> riscv,isa-base = "rv64i";
> riscv,isa-extensions = "i", "m", "a", "f", "d", "c",
> - "v", "sscofpmf", "sstc",
> + "b", "v", "sscofpmf", "sstc",
> "svinval", "svnapot", "svpbmt",
> "zawrs", "zba", "zbb", "zbc",
> "zbs", "zca", "zcb", "zcd",
> @@ -2184,10 +2184,10 @@ cpu60: cpu at 60 {
> device_type = "cpu";
> mmu-type = "riscv,sv48";
> next-level-cache = <&l2_cache15>;
> - riscv,isa = "rv64imafdcv";
> + riscv,isa = "rv64imafdcbv";
> riscv,isa-base = "rv64i";
> riscv,isa-extensions = "i", "m", "a", "f", "d", "c",
> - "v", "sscofpmf", "sstc",
> + "b", "v", "sscofpmf", "sstc",
> "svinval", "svnapot", "svpbmt",
> "zawrs", "zba", "zbb", "zbc",
> "zbs", "zca", "zcb", "zcd",
> @@ -2220,10 +2220,10 @@ cpu61: cpu at 61 {
> device_type = "cpu";
> mmu-type = "riscv,sv48";
> next-level-cache = <&l2_cache15>;
> - riscv,isa = "rv64imafdcv";
> + riscv,isa = "rv64imafdcbv";
> riscv,isa-base = "rv64i";
> riscv,isa-extensions = "i", "m", "a", "f", "d", "c",
> - "v", "sscofpmf", "sstc",
> + "b", "v", "sscofpmf", "sstc",
> "svinval", "svnapot", "svpbmt",
> "zawrs", "zba", "zbb", "zbc",
> "zbs", "zca", "zcb", "zcd",
> @@ -2256,10 +2256,10 @@ cpu62: cpu at 62 {
> device_type = "cpu";
> mmu-type = "riscv,sv48";
> next-level-cache = <&l2_cache15>;
> - riscv,isa = "rv64imafdcv";
> + riscv,isa = "rv64imafdcbv";
> riscv,isa-base = "rv64i";
> riscv,isa-extensions = "i", "m", "a", "f", "d", "c",
> - "v", "sscofpmf", "sstc",
> + "b", "v", "sscofpmf", "sstc",
> "svinval", "svnapot", "svpbmt",
> "zawrs", "zba", "zbb", "zbc",
> "zbs", "zca", "zcb", "zcd",
> @@ -2292,10 +2292,10 @@ cpu63: cpu at 63 {
> device_type = "cpu";
> mmu-type = "riscv,sv48";
> next-level-cache = <&l2_cache15>;
> - riscv,isa = "rv64imafdcv";
> + riscv,isa = "rv64imafdcbv";
> riscv,isa-base = "rv64i";
> riscv,isa-extensions = "i", "m", "a", "f", "d", "c",
> - "v", "sscofpmf", "sstc",
> + "b", "v", "sscofpmf", "sstc",
> "svinval", "svnapot", "svpbmt",
> "zawrs", "zba", "zbb", "zbc",
> "zbs", "zca", "zcb", "zcd",
>
> --
> 2.43.0
>
>
> _______________________________________________
> linux-riscv mailing list
> linux-riscv at lists.infradead.org
> http://lists.infradead.org/mailman/listinfo/linux-riscv
More information about the linux-riscv
mailing list