[PATCH v2 1/3] spi: microchip-core-qspi: control built-in cs manually
Mark Brown
broonie at kernel.org
Tue Apr 28 19:07:29 PDT 2026
On Tue, Apr 28, 2026 at 05:12:05PM +0100, Conor Dooley wrote:
> +static void mchp_coreqspi_set_cs(struct spi_device *spi, bool enable)
> +{
> + struct mchp_coreqspi *qspi = spi_controller_get_devdata(spi->controller);
> + u32 val;
> +
> + val = readl(qspi->regs + REG_DIRECT_ACCESS);
> +
> + val &= ~BIT(1);
> + if (spi->mode & SPI_CS_HIGH)
The core already has handling for SPI_CS_HIGH, you shouldn't need to do
it in your driver.
-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 484 bytes
Desc: not available
URL: <http://lists.infradead.org/pipermail/linux-riscv/attachments/20260429/81c23322/attachment.sig>
More information about the linux-riscv
mailing list