[PATCH 04/16] riscv: kprobes: Use generated instruction headers
Charlie Jenkins via B4 Relay
devnull+thecharlesjenkins.gmail.com at kernel.org
Tue Apr 7 21:45:52 PDT 2026
From: Charlie Jenkins <thecharlesjenkins at gmail.com>
Migrate the code that is decoding instruction for the use of kprobes to
use the generated instruction headers instead of the hand-written
instruction functions.
With the more granular instruction support, split the decoding of branches into
their own functions.
Signed-off-by: Charlie Jenkins <thecharlesjenkins at gmail.com>
---
This was again verified by checking all 32-bit values for each of these
functions and checking that the two version have the same behavior.
---
arch/riscv/include/asm/insn.h | 7 +
arch/riscv/kernel/probes/decode-insn.c | 7 +-
arch/riscv/kernel/probes/simulate-insn.c | 253 +++++++++++--------------------
arch/riscv/kernel/probes/simulate-insn.h | 7 +-
4 files changed, 109 insertions(+), 165 deletions(-)
diff --git a/arch/riscv/include/asm/insn.h b/arch/riscv/include/asm/insn.h
index c808e1e15192..43440edc6f1d 100644
--- a/arch/riscv/include/asm/insn.h
+++ b/arch/riscv/include/asm/insn.h
@@ -520,6 +520,13 @@ static inline unsigned long riscv_insn_reg_get_val(unsigned long *regs, u32 inde
return index ? *(regs + index) : 0;
}
+static inline void riscv_insn_reg_set_val(unsigned long *regs, u32 index, unsigned long val)
+{
+ /* register 0 is always 0 and not stored in the register struct */
+ if (index != 0)
+ *(regs + index) = val;
+}
+
#define riscv_insn_branch(_insn, regs_ptr, _opcode, _pc, _comparison, type) \
({ \
unsigned long _ret; \
diff --git a/arch/riscv/kernel/probes/decode-insn.c b/arch/riscv/kernel/probes/decode-insn.c
index 65d9590bfb9f..0d70c8301a45 100644
--- a/arch/riscv/kernel/probes/decode-insn.c
+++ b/arch/riscv/kernel/probes/decode-insn.c
@@ -42,7 +42,12 @@ riscv_probe_decode_insn(probe_opcode_t *addr, struct arch_probe_insn *api)
RISCV_INSN_SET_SIMULATE(jal, insn);
RISCV_INSN_SET_SIMULATE(jalr, insn);
RISCV_INSN_SET_SIMULATE(auipc, insn);
- RISCV_INSN_SET_SIMULATE(branch, insn);
+ RISCV_INSN_SET_SIMULATE(beq, insn);
+ RISCV_INSN_SET_SIMULATE(bne, insn);
+ RISCV_INSN_SET_SIMULATE(blt, insn);
+ RISCV_INSN_SET_SIMULATE(bge, insn);
+ RISCV_INSN_SET_SIMULATE(bltu, insn);
+ RISCV_INSN_SET_SIMULATE(bgeu, insn);
return INSN_GOOD;
}
diff --git a/arch/riscv/kernel/probes/simulate-insn.c b/arch/riscv/kernel/probes/simulate-insn.c
index fa581590c1f8..d086d3c6474c 100644
--- a/arch/riscv/kernel/probes/simulate-insn.c
+++ b/arch/riscv/kernel/probes/simulate-insn.c
@@ -4,236 +4,163 @@
#include <linux/kernel.h>
#include <linux/kprobes.h>
-#include "decode-insn.h"
+#include <asm/insn.h>
#include "simulate-insn.h"
-static inline bool rv_insn_reg_get_val(struct pt_regs *regs, u32 index,
- unsigned long *ptr)
-{
- if (index == 0)
- *ptr = 0;
- else if (index <= 31)
- *ptr = *((unsigned long *)regs + index);
- else
- return false;
-
- return true;
-}
-
-static inline bool rv_insn_reg_set_val(struct pt_regs *regs, u32 index,
- unsigned long val)
-{
- if (index == 0)
- return true;
- else if (index <= 31)
- *((unsigned long *)regs + index) = val;
- else
- return false;
-
- return true;
-}
-
bool __kprobes simulate_jal(u32 opcode, unsigned long addr, struct pt_regs *regs)
{
- /*
- * 31 30 21 20 19 12 11 7 6 0
- * imm [20] | imm[10:1] | imm[11] | imm[19:12] | rd | opcode
- * 1 10 1 8 5 JAL/J
- */
- bool ret;
- s32 imm;
- u32 index = RV_EXTRACT_RD_REG(opcode);
+ s32 imm = riscv_insn_jal_extract_imm(opcode);
+ u32 index = riscv_insn_jal_extract_xd(opcode);
- ret = rv_insn_reg_set_val(regs, index, addr + 4);
- if (!ret)
- return ret;
-
- imm = RV_EXTRACT_JTYPE_IMM(opcode);
+ riscv_insn_reg_set_val((unsigned long *)regs, index, addr + 4);
instruction_pointer_set(regs, addr + imm);
- return ret;
+ return true;
}
bool __kprobes simulate_jalr(u32 opcode, unsigned long addr, struct pt_regs *regs)
{
- /*
- * 31 20 19 15 14 12 11 7 6 0
- * offset[11:0] | rs1 | 010 | rd | opcode
- * 12 5 3 5 JALR/JR
- */
- bool ret;
unsigned long base_addr;
- u32 imm = RV_EXTRACT_ITYPE_IMM(opcode);
- u32 rd_index = RV_EXTRACT_RD_REG(opcode);
- u32 rs1_index = RV_EXTRACT_RS1_REG(opcode);
+ s32 imm = riscv_insn_jalr_extract_imm(opcode);
+ u32 rd_index = riscv_insn_jalr_extract_xd(opcode);
+ u32 rs1_index = riscv_insn_jalr_extract_xs1(opcode);
- ret = rv_insn_reg_get_val(regs, rs1_index, &base_addr);
- if (!ret)
- return ret;
+ base_addr = riscv_insn_reg_get_val((unsigned long *)regs, rs1_index);
- ret = rv_insn_reg_set_val(regs, rd_index, addr + 4);
- if (!ret)
- return ret;
+ riscv_insn_reg_set_val((unsigned long *)regs, rd_index, addr + 4);
- instruction_pointer_set(regs, (base_addr + sign_extend32((imm), 11))&~1);
+ instruction_pointer_set(regs, (base_addr + imm) & ~1);
- return ret;
+ return true;
}
bool __kprobes simulate_auipc(u32 opcode, unsigned long addr, struct pt_regs *regs)
{
- /*
- * auipc instruction:
- * 31 12 11 7 6 0
- * | imm[31:12] | rd | opcode |
- * 20 5 7
- */
+ u32 rd_index = riscv_insn_auipc_extract_xd(opcode);
+ unsigned long rd_val = addr + (s32)riscv_insn_auipc_extract_imm(opcode);
- u32 rd_idx = RV_EXTRACT_RD_REG(opcode);
- unsigned long rd_val = addr + (s32)RV_EXTRACT_UTYPE_IMM(opcode);
-
- if (!rv_insn_reg_set_val(regs, rd_idx, rd_val))
- return false;
+ riscv_insn_reg_set_val((unsigned long *)regs, rd_index, rd_val);
instruction_pointer_set(regs, addr + 4);
-
return true;
}
-bool __kprobes simulate_branch(u32 opcode, unsigned long addr, struct pt_regs *regs)
+bool __kprobes simulate_beq(u32 opcode, unsigned long addr, struct pt_regs *regs)
{
- /*
- * branch instructions:
- * 31 30 25 24 20 19 15 14 12 11 8 7 6 0
- * | imm[12] | imm[10:5] | rs2 | rs1 | funct3 | imm[4:1] | imm[11] | opcode |
- * 1 6 5 5 3 4 1 7
- * imm[12|10:5] rs2 rs1 000 imm[4:1|11] 1100011 BEQ
- * imm[12|10:5] rs2 rs1 001 imm[4:1|11] 1100011 BNE
- * imm[12|10:5] rs2 rs1 100 imm[4:1|11] 1100011 BLT
- * imm[12|10:5] rs2 rs1 101 imm[4:1|11] 1100011 BGE
- * imm[12|10:5] rs2 rs1 110 imm[4:1|11] 1100011 BLTU
- * imm[12|10:5] rs2 rs1 111 imm[4:1|11] 1100011 BGEU
- */
-
- s32 offset;
- s32 offset_tmp;
- unsigned long rs1_val;
- unsigned long rs2_val;
-
- if (!rv_insn_reg_get_val(regs, RV_EXTRACT_RS1_REG(opcode), &rs1_val) ||
- !rv_insn_reg_get_val(regs, RV_EXTRACT_RS2_REG(opcode), &rs2_val))
- return false;
-
- offset_tmp = RV_EXTRACT_BTYPE_IMM(opcode);
- switch (RV_EXTRACT_FUNCT3(opcode)) {
- case RVG_FUNCT3_BEQ:
- offset = (rs1_val == rs2_val) ? offset_tmp : 4;
- break;
- case RVG_FUNCT3_BNE:
- offset = (rs1_val != rs2_val) ? offset_tmp : 4;
- break;
- case RVG_FUNCT3_BLT:
- offset = ((long)rs1_val < (long)rs2_val) ? offset_tmp : 4;
- break;
- case RVG_FUNCT3_BGE:
- offset = ((long)rs1_val >= (long)rs2_val) ? offset_tmp : 4;
- break;
- case RVG_FUNCT3_BLTU:
- offset = (rs1_val < rs2_val) ? offset_tmp : 4;
- break;
- case RVG_FUNCT3_BGEU:
- offset = (rs1_val >= rs2_val) ? offset_tmp : 4;
- break;
- default:
- return false;
- }
-
- instruction_pointer_set(regs, addr + offset);
+ unsigned long next_addr;
+ next_addr = riscv_insn_branch(beq, (unsigned long *)regs, opcode, addr, ==, unsigned long);
+ instruction_pointer_set(regs, next_addr);
return true;
}
-bool __kprobes simulate_c_j(u32 opcode, unsigned long addr, struct pt_regs *regs)
+bool __kprobes simulate_bne(u32 opcode, unsigned long addr, struct pt_regs *regs)
{
- s32 offset = RVC_EXTRACT_JTYPE_IMM(opcode);
+ unsigned long next_addr;
- instruction_pointer_set(regs, addr + offset);
+ next_addr = riscv_insn_branch(bne, (unsigned long *)regs, opcode, addr, !=, unsigned long);
+ instruction_pointer_set(regs, next_addr);
+ return true;
+}
+bool __kprobes simulate_blt(u32 opcode, unsigned long addr, struct pt_regs *regs)
+{
+ unsigned long next_addr;
+
+ next_addr = riscv_insn_branch(blt, (unsigned long *)regs, opcode, addr, <, long);
+ instruction_pointer_set(regs, next_addr);
return true;
}
-static bool __kprobes simulate_c_jr_jalr(u32 opcode, unsigned long addr, struct pt_regs *regs,
- bool is_jalr)
+bool __kprobes simulate_bge(u32 opcode, unsigned long addr, struct pt_regs *regs)
{
- /*
- * 15 12 11 7 6 2 1 0
- * | funct4 | rs1 | rs2 | op |
- * 4 5 5 2
- */
+ unsigned long next_addr;
- unsigned long jump_addr;
+ next_addr = riscv_insn_branch(bge, (unsigned long *)regs, opcode, addr, >=, long);
+ instruction_pointer_set(regs, next_addr);
+ return true;
+}
- u32 rs1 = RVC_EXTRACT_C2_RS1_REG(opcode);
+bool __kprobes simulate_bltu(u32 opcode, unsigned long addr, struct pt_regs *regs)
+{
+ unsigned long next_addr;
- if (rs1 == 0) /* C.JR is only valid when rs1 != x0 */
- return false;
+ next_addr = riscv_insn_branch(bltu, (unsigned long *)regs, opcode, addr, <, unsigned long);
+ instruction_pointer_set(regs, next_addr);
+ return true;
+}
- if (!rv_insn_reg_get_val(regs, rs1, &jump_addr))
- return false;
+bool __kprobes simulate_bgeu(u32 opcode, unsigned long addr, struct pt_regs *regs)
+{
+ unsigned long next_addr;
+
+ next_addr = riscv_insn_branch(bgeu, (unsigned long *)regs, opcode, addr, >=, unsigned long);
+ instruction_pointer_set(regs, next_addr);
+ return true;
+}
- if (is_jalr && !rv_insn_reg_set_val(regs, 1, addr + 2))
- return false;
+bool __kprobes simulate_c_j(u32 opcode, unsigned long addr, struct pt_regs *regs)
+{
+ s32 offset = riscv_insn_c_j_extract_imm(opcode);
- instruction_pointer_set(regs, jump_addr);
+ instruction_pointer_set(regs, addr + offset);
return true;
}
bool __kprobes simulate_c_jr(u32 opcode, unsigned long addr, struct pt_regs *regs)
{
- return simulate_c_jr_jalr(opcode, addr, regs, false);
+ unsigned long next_addr;
+ unsigned long *regs_ptr = (unsigned long *)regs;
+
+ next_addr = regs_ptr[riscv_insn_c_jr_extract_xs1(opcode)];
+ instruction_pointer_set(regs, next_addr);
+
+ regs->ra = addr + 2;
+ return true;
}
bool __kprobes simulate_c_jalr(u32 opcode, unsigned long addr, struct pt_regs *regs)
{
- return simulate_c_jr_jalr(opcode, addr, regs, true);
+ unsigned long next_addr;
+ unsigned long *regs_ptr = (unsigned long *)regs;
+
+ next_addr = regs_ptr[riscv_insn_c_jalr_extract_xs1(opcode)];
+ instruction_pointer_set(regs, next_addr);
+
+ regs->ra = addr + 2;
+ return true;
}
-static bool __kprobes simulate_c_bnez_beqz(u32 opcode, unsigned long addr, struct pt_regs *regs,
- bool is_bnez)
+bool __kprobes simulate_c_bnez(u32 opcode, unsigned long addr, struct pt_regs *regs)
{
- /*
- * 15 13 12 10 9 7 6 2 1 0
- * | funct3 | offset[8|4:3] | rs1' | offset[7:6|2:1|5] | op |
- * 3 3 3 5 2
- */
-
- s32 offset;
u32 rs1;
- unsigned long rs1_val;
+ unsigned long offset;
+ unsigned long *regs_ptr = (unsigned long *)regs;
- rs1 = 0x8 | ((opcode >> 7) & 0x7);
-
- if (!rv_insn_reg_get_val(regs, rs1, &rs1_val))
- return false;
-
- if ((rs1_val != 0 && is_bnez) || (rs1_val == 0 && !is_bnez))
- offset = RVC_EXTRACT_BTYPE_IMM(opcode);
+ rs1 = riscv_insn_c_bnez_extract_xs1(opcode);
+ if (regs_ptr[8 + rs1] != 0)
+ offset = riscv_insn_c_bnez_extract_imm(opcode);
else
offset = 2;
instruction_pointer_set(regs, addr + offset);
-
return true;
}
-bool __kprobes simulate_c_bnez(u32 opcode, unsigned long addr, struct pt_regs *regs)
-{
- return simulate_c_bnez_beqz(opcode, addr, regs, true);
-}
-
bool __kprobes simulate_c_beqz(u32 opcode, unsigned long addr, struct pt_regs *regs)
{
- return simulate_c_bnez_beqz(opcode, addr, regs, false);
+ u32 rs1;
+ unsigned long offset;
+ unsigned long *regs_ptr = (unsigned long *)regs;
+
+ rs1 = riscv_insn_c_beqz_extract_xs1(opcode);
+ if (regs_ptr[8 + rs1] == 0)
+ offset = riscv_insn_c_beqz_extract_imm(opcode);
+ else
+ offset = 2;
+
+ instruction_pointer_set(regs, addr + offset);
+ return true;
}
diff --git a/arch/riscv/kernel/probes/simulate-insn.h b/arch/riscv/kernel/probes/simulate-insn.h
index 44ebbc444db9..f2f707e92dee 100644
--- a/arch/riscv/kernel/probes/simulate-insn.h
+++ b/arch/riscv/kernel/probes/simulate-insn.h
@@ -21,7 +21,12 @@
} while (0)
bool simulate_auipc(u32 opcode, unsigned long addr, struct pt_regs *regs);
-bool simulate_branch(u32 opcode, unsigned long addr, struct pt_regs *regs);
+bool simulate_beq(u32 opcode, unsigned long addr, struct pt_regs *regs);
+bool simulate_bne(u32 opcode, unsigned long addr, struct pt_regs *regs);
+bool simulate_blt(u32 opcode, unsigned long addr, struct pt_regs *regs);
+bool simulate_bge(u32 opcode, unsigned long addr, struct pt_regs *regs);
+bool simulate_bltu(u32 opcode, unsigned long addr, struct pt_regs *regs);
+bool simulate_bgeu(u32 opcode, unsigned long addr, struct pt_regs *regs);
bool simulate_jal(u32 opcode, unsigned long addr, struct pt_regs *regs);
bool simulate_jalr(u32 opcode, unsigned long addr, struct pt_regs *regs);
bool simulate_c_j(u32 opcode, unsigned long addr, struct pt_regs *regs);
--
2.52.0
More information about the linux-riscv
mailing list