[PATCH v1] dt-bindings: cache: sifive,ccache0: add a pic64gx compatible
Rob Herring (Arm)
robh at kernel.org
Mon Nov 17 14:49:48 PST 2025
On Mon, 17 Nov 2025 14:24:37 +0000, Conor Dooley wrote:
> From: Pierre-Henry Moussay <pierre-henry.moussay at microchip.com>
>
> The pic64gx use the same IP than mpfs, therefore add compatibility with
> mpfs as fallback.
>
> Signed-off-by: Pierre-Henry Moussay <pierre-henry.moussay at microchip.com>
> Signed-off-by: Conor Dooley <conor.dooley at microchip.com>
> ---
> CC: Conor Dooley <conor at kernel.org>
> CC: Rob Herring <robh at kernel.org>
> CC: Krzysztof Kozlowski <krzk+dt at kernel.org>
> CC: Paul Walmsley <pjw at kernel.org>
> CC: Samuel Holland <samuel.holland at sifive.com>
> CC: devicetree at vger.kernel.org
> CC: linux-riscv at lists.infradead.org
> CC: linux-kernel at vger.kernel.org
> Documentation/devicetree/bindings/cache/sifive,ccache0.yaml | 5 +++++
> 1 file changed, 5 insertions(+)
>
Acked-by: Rob Herring (Arm) <robh at kernel.org>
More information about the linux-riscv
mailing list