[PATCH v4 17/23] ACPI: RISC-V: Create interrupt controller list in sorted order
Andy Shevchenko
andriy.shevchenko at linux.intel.com
Wed May 28 04:05:36 PDT 2025
On Sun, May 25, 2025 at 02:17:04PM +0530, Anup Patel wrote:
>
> Currently, the interrupt controller list is created without any order.
> Create the list sorted with the GSI base of the interrupt controllers.
...
> - list_add_tail(&ext_intc_element->list, &ext_intc_list);
> + if (list_empty(&ext_intc_list)) {
> + list_add(&ext_intc_element->list, &ext_intc_list);
> + return 0;
> + }
With the below done the above can be optimized (hopefully).
> + list_for_each_entry(node, &ext_intc_list, list) {
> + if (node->gsi_base < ext_intc_element->gsi_base)
> + break;
> + }
> +
> + __list_add(&ext_intc_element->list, node->list.prev, &node->list);
Is this reimplementation of list_add_tail()? And why list debug is excluded here?
--
With Best Regards,
Andy Shevchenko
More information about the linux-riscv
mailing list