[PATCH v4 5/9] dt-bindings: timer: add Andes machine timer

[Daniel Lezcano]

On Wed, May 14, 2025 at 05:53:46PM +0800, Ben Zong-You Xie wrote:
> Add the DT binding documentation for Andes machine timer.
> 
> The RISC-V architecture defines a machine timer that provides a real-time
> counter and generates timer interrupts. Andes machiner timer (PLMT0) is
> the implementation of the machine timer, and it contains memory-mapped
> registers (mtime and mtimecmp). This device supports up to 32 cores.
> 
> Acked-by: Conor Dooley <conor.dooley at microchip.com>
> Signed-off-by: Ben Zong-You Xie <ben717 at andestech.com>
> ---

The patch does not apply on my tree due to conflict with other patches
of the series on the MAINTAINER file.

-- 

 <http://www.linaro.org/> Linaro.org │ Open source software for ARM SoCs

Follow Linaro:  <http://www.facebook.com/pages/Linaro> Facebook |
<http://twitter.com/#!/linaroorg> Twitter |
<http://www.linaro.org/linaro-blog/> Blog