[PATCH v2 0/2] Add specific RZ/Five cache compatible

Conor Dooley conor at kernel.org
Mon May 12 06:48:13 PDT 2025


From: Conor Dooley <conor.dooley at microchip.com>

v2: add "-ax45mp" to compatible string.

CC: Ben Zong-You Xie <ben717 at andestech.com>
CC: Conor Dooley <conor at kernel.org>
CC: Rob Herring <robh at kernel.org>
CC: Krzysztof Kozlowski <krzk+dt at kernel.org>
CC: Geert Uytterhoeven <geert+renesas at glider.be>
CC: Magnus Damm <magnus.damm at gmail.com>
CC: Lad Prabhakar <prabhakar.mahadev-lad.rj at bp.renesas.com>
CC: devicetree at vger.kernel.org
CC: linux-kernel at vger.kernel.org
CC: linux-renesas-soc at vger.kernel.org
CC: linux-riscv at lists.infradead.org (open list:RISC-V ARCHITECTURE)

Conor Dooley (2):
  dt-bindings: cache: add specific RZ/Five compatible to ax45mp
  riscv: dts: renesas: add specific RZ/Five cache compatible

 .../devicetree/bindings/cache/andestech,ax45mp-cache.yaml     | 4 +++-
 arch/riscv/boot/dts/renesas/r9a07g043f.dtsi                   | 3 ++-
 2 files changed, 5 insertions(+), 2 deletions(-)

-- 
2.45.2




More information about the linux-riscv mailing list