[PATCH v1 0/2] Add specific RZ/Five cache compatible
Conor Dooley
conor at kernel.org
Fri May 9 08:37:55 PDT 2025
From: Conor Dooley <conor.dooley at microchip.com>
I opted not to add fixes tags, but I can create them if you (Prabhakar
or Geert etc) think that I should.
CC: Ben Zong-You Xie <ben717 at andestech.com>
CC: Conor Dooley <conor at kernel.org>
CC: Rob Herring <robh at kernel.org>
CC: Krzysztof Kozlowski <krzk+dt at kernel.org>
CC: Geert Uytterhoeven <geert+renesas at glider.be>
CC: Magnus Damm <magnus.damm at gmail.com>
CC: Lad Prabhakar <prabhakar.mahadev-lad.rj at bp.renesas.com>
CC: devicetree at vger.kernel.org
CC: linux-kernel at vger.kernel.org
CC: linux-renesas-soc at vger.kernel.org
CC: linux-riscv at lists.infradead.org
Conor Dooley (2):
dt-bindings: cache: add specific RZ/Five compatible to ax45mp
riscv: dts: renesas: add specific RZ/Five cache compatible
.../devicetree/bindings/cache/andestech,ax45mp-cache.yaml | 3 ++-
arch/riscv/boot/dts/renesas/r9a07g043f.dtsi | 2 +-
2 files changed, 3 insertions(+), 2 deletions(-)
--
2.45.2
More information about the linux-riscv
mailing list