(subset) [PATCH v4 0/4] riscv: sophgo: cv18xx: Add reset generator support
Inochi Amaoto
inochiama at gmail.com
Fri Jun 27 16:31:50 PDT 2025
On Tue, 17 Jun 2025 15:01:38 +0800, Inochi Amaoto wrote:
> Like SG2042, CV1800 Series SoCs also have simple bit reset generator.
> Add necessary code and bindings for it.
>
> Changes from v4:
> 1. patch 1: convert the compatible as entry of enum.
> 1. patch 2, 3: apply Alexander's tag.
> 1. patch 3: apply Junhui's tag.
>
> [...]
Applied to for-next, thanks!
[3/4] riscv: dts: sophgo: add reset generator for Sophgo CV1800 series SoC
https://github.com/sophgo/linux/commit/fcb3f47c81afe43b336bf8033234417445789807
[4/4] riscv: dts: sophgo: add reset configuration for Sophgo CV1800 series SoC
https://github.com/sophgo/linux/commit/880f18ee6772d4add69519cb7de2fcf9f4769cd6
Thanks,
Inochi
More information about the linux-riscv
mailing list