[PATCH v4 0/4] riscv: sophgo: cv18xx: Add reset generator support
Inochi Amaoto
inochiama at gmail.com
Fri Jun 27 00:44:58 PDT 2025
On Tue, Jun 17, 2025 at 03:01:38PM +0800, Inochi Amaoto wrote:
> Like SG2042, CV1800 Series SoCs also have simple bit reset generator.
> Add necessary code and bindings for it.
>
> Changes from v4:
> 1. patch 1: convert the compatible as entry of enum.
> 1. patch 2, 3: apply Alexander's tag.
> 1. patch 3: apply Junhui's tag.
>
> Changes from v2:
> 1. patch 3: fix wrong reset ID.
>
> Changes from v1:
> 1. rebase to v6.16-rc1
> 2. patch 1: apply Rob's tag
> 3. patch 3: fix wrong reset ID
>
> Inochi Amaoto (4):
> dt-bindings: reset: sophgo: Add CV1800B support
> reset: simple: add support for Sophgo CV1800B
> riscv: dts: sophgo: add reset generator for Sophgo CV1800 series SoC
> riscv: dts: sophgo: add reset configuration for Sophgo CV1800 series
> SoC
>
> .../bindings/reset/sophgo,sg2042-reset.yaml | 4 +-
> arch/riscv/boot/dts/sophgo/cv180x.dtsi | 25 +++++
> arch/riscv/boot/dts/sophgo/cv18xx-reset.h | 98 +++++++++++++++++++
> drivers/reset/reset-simple.c | 2 +
> 4 files changed, 128 insertions(+), 1 deletion(-)
> create mode 100644 arch/riscv/boot/dts/sophgo/cv18xx-reset.h
>
> --
> 2.49.0
>
I wonder if the binding and driver can be merged, as many devices
require reset to functional normally. If these two are taken, I
can take the dts change.
Regards,
Inochi
More information about the linux-riscv
mailing list