[PATCH v1 3/5] riscv: dts: starfive: jh7110-common: assign 24MHz clock-frequency to uart0
E Shattow
e at freeshell.de
Thu Jan 2 11:45:09 PST 2025
Set uart0 clock-frequency for better compatibility with operating system
and downstream boot loader SPL secondary program loader.
Signed-off-by: E Shattow <e at freeshell.de>
---
arch/riscv/boot/dts/starfive/jh7110-common.dtsi | 1 +
1 file changed, 1 insertion(+)
diff --git a/arch/riscv/boot/dts/starfive/jh7110-common.dtsi b/arch/riscv/boot/dts/starfive/jh7110-common.dtsi
index 651f9a602226..bf2f0c34ad4e 100644
--- a/arch/riscv/boot/dts/starfive/jh7110-common.dtsi
+++ b/arch/riscv/boot/dts/starfive/jh7110-common.dtsi
@@ -636,6 +636,7 @@ GPOEN_DISABLE,
};
&uart0 {
+ clock-frequency = <24000000>;
pinctrl-names = "default";
pinctrl-0 = <&uart0_pins>;
status = "okay";
--
2.45.2
More information about the linux-riscv
mailing list