[RFC PATCH v1 07/10] riscv: Add RISC-V entries in processor type and ISA strings
Himanshu Chauhan
hchauhan at ventanamicro.com
Thu Feb 27 04:36:25 PST 2025
- Add RISCV in processor type
- Add RISCV32/64 in ISA
Signed-off-by: Himanshu Chauhan <hchauhan at ventanamicro.com>
---
drivers/firmware/efi/cper.c | 3 +++
1 file changed, 3 insertions(+)
diff --git a/drivers/firmware/efi/cper.c b/drivers/firmware/efi/cper.c
index b69e68ef3f02..f2908296a48f 100644
--- a/drivers/firmware/efi/cper.c
+++ b/drivers/firmware/efi/cper.c
@@ -110,6 +110,7 @@ static const char * const proc_type_strs[] = {
"IA32/X64",
"IA64",
"ARM",
+ "RISCV",
};
static const char * const proc_isa_strs[] = {
@@ -118,6 +119,8 @@ static const char * const proc_isa_strs[] = {
"X64",
"ARM A32/T32",
"ARM A64",
+ "RISCV32",
+ "RISCV64",
};
const char * const cper_proc_error_type_strs[] = {
--
2.43.0
More information about the linux-riscv
mailing list