[PATCH v2 0/7] arm64 support for Milk-V Duo Module 01 EVB
Conor Dooley
conor at kernel.org
Tue Feb 11 02:50:44 PST 2025
On Mon, Feb 10, 2025 at 11:09:40PM +0100, Alexander Sverdlin wrote:
> This series adds very basic support for Milk-V Duo Module 01 EVB [1] in
> arm64 mode. The SoC (SG2000) is dual-arch, RiscV and ARM64, the latter has
> been chosen because the upstream toolchain can be utilized.
> .../{riscv => soc/sophgo}/sophgo.yaml | 7 +-
> arch/arm64/Kconfig.platforms | 6 ++
> arch/arm64/boot/dts/Makefile | 1 +
> arch/arm64/boot/dts/sophgo/Makefile | 2 +
I'd expect this to be maintained alongside the riscv support, how come
there's no maintainers entry change here?
> .../sophgo/sg2000-milkv-duo-module-01-evb.dts | 31 +++++++
> .../sophgo/sg2000-milkv-duo-module-01.dtsi | 85 +++++++++++++++++
> arch/arm64/boot/dts/sophgo/sg2000.dtsi | 75 +++++++++++++++
> arch/arm64/configs/defconfig | 5 +
> arch/riscv/boot/dts/sophgo/cv1800b.dtsi | 64 ++++++++++---
> arch/riscv/boot/dts/sophgo/cv1812h.dtsi | 64 ++++++++++---
> arch/riscv/boot/dts/sophgo/cv181x.dtsi | 2 +-
> arch/riscv/boot/dts/sophgo/cv18xx-cpu.dtsi | 57 ++++++++++++
> arch/riscv/boot/dts/sophgo/cv18xx.dtsi | 91 +++++--------------
> arch/riscv/boot/dts/sophgo/sg2002.dtsi | 64 ++++++++++---
> 14 files changed, 451 insertions(+), 103 deletions(-)
> rename Documentation/devicetree/bindings/{riscv => soc/sophgo}/sophgo.yaml (80%)
> create mode 100644 arch/arm64/boot/dts/sophgo/Makefile
> create mode 100644 arch/arm64/boot/dts/sophgo/sg2000-milkv-duo-module-01-evb.dts
> create mode 100644 arch/arm64/boot/dts/sophgo/sg2000-milkv-duo-module-01.dtsi
> create mode 100644 arch/arm64/boot/dts/sophgo/sg2000.dtsi
> create mode 100644 arch/riscv/boot/dts/sophgo/cv18xx-cpu.dtsi
-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 228 bytes
Desc: not available
URL: <http://lists.infradead.org/pipermail/linux-riscv/attachments/20250211/04404abe/attachment.sig>
More information about the linux-riscv
mailing list