[PATCH v2 3/6] riscv: dts: spacemit: add PWM support for K1 SoC
Uwe Kleine-König
ukleinek at kernel.org
Thu Apr 24 01:18:47 PDT 2025
Hello,
On Sun, Apr 20, 2025 at 03:02:48PM +0800, Guodong Xu wrote:
> diff --git a/arch/riscv/boot/dts/spacemit/k1.dtsi b/arch/riscv/boot/dts/spacemit/k1.dtsi
> index c0cc4b99c935..e7dba623e877 100644
> --- a/arch/riscv/boot/dts/spacemit/k1.dtsi
> +++ b/arch/riscv/boot/dts/spacemit/k1.dtsi
> @@ -556,5 +556,185 @@ sec_uart1: serial at f0612000 {
> reg-io-width = <4>;
> status = "reserved"; /* for TEE usage */
> };
> +
> + pwm0: pwm at d401a000 {
> + compatible = "spacemit,k1-pwm", "marvell,pxa910-pwm";
> + reg = <0x0 0xd401a000 0x0 0x10>;
> + #pwm-cells = <1>;
I want to make all pwms use #pwm-cells = <3> in the long run. Can you
please use that for the new binding? (Of course this needs adaption in
the binding doc, the code should already be prepared for that.)
> + clocks = <&syscon_apbc CLK_PWM0>;
> + resets = <&syscon_apbc RESET_PWM0>;
> + status = "disabled";
> + };
The error that the build bot reports happens (I think) because CLK_PWM0
isn't known.
Best regards
Uwe
-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 488 bytes
Desc: not available
URL: <http://lists.infradead.org/pipermail/linux-riscv/attachments/20250424/d3a3699d/attachment.sig>
More information about the linux-riscv
mailing list