[PATCH v3 05/10] dt-bindings: cache: sifive,ccache0: Add ESWIN EIC7700 SoC compatibility
Conor Dooley
conor at kernel.org
Fri Apr 11 09:25:47 PDT 2025
On Thu, Apr 10, 2025 at 08:55:14PM +0530, Pinkesh Vaghela wrote:
> From: Pritesh Patel <pritesh.patel at einfochips.com>
>
> This cache controller is also used on the ESWIN EIC7700 SoC.
> However, it have 256KB private L2 Cache and shared L3 Cache of 4MB.
> So add dedicated compatible string for it.
>
> Signed-off-by: Pritesh Patel <pritesh.patel at einfochips.com>
> Reviewed-by: Samuel Holland <samuel.holland at sifive.com>
> Signed-off-by: Pinkesh Vaghela <pinkesh.vaghela at einfochips.com>
This and the cache driver patch have already been applied.
-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 228 bytes
Desc: not available
URL: <http://lists.infradead.org/pipermail/linux-riscv/attachments/20250411/17895199/attachment.sig>
More information about the linux-riscv
mailing list