[PATCH 9/9] riscv: dts: sophgo: Add initial device tree of Sophgo SRD3-10

Chen Wang unicorn_wang at outlook.com
Mon Apr 7 18:40:53 PDT 2025


Hi,

I see reset ID in sg2044-reset.h is continous, can we move this file to 
include/dt-bindings/reset ?

Chen

On 2025/4/7 9:06, Inochi Amaoto wrote:
> Sophgo SG2044 SRD3-10 board bases on Sophgo SG2044 SoC.
> This board includes 5 uart ports, 5 pcie x8 slots, 1 1G Ethernet port,
> 1 microSD slot.
>
> Add initial device tree of this board with uart support.
>
> Signed-off-by: Inochi Amaoto <inochiama at gmail.com>
> ---
>   arch/riscv/boot/dts/sophgo/Makefile           |    1 +
>   arch/riscv/boot/dts/sophgo/sg2044-cpus.dtsi   | 3002 +++++++++++++++++
>   arch/riscv/boot/dts/sophgo/sg2044-reset.h     |  128 +
>   .../boot/dts/sophgo/sg2044-sophgo-srd3-10.dts |   32 +
>   arch/riscv/boot/dts/sophgo/sg2044.dtsi        |   86 +
>   5 files changed, 3249 insertions(+)
>   create mode 100644 arch/riscv/boot/dts/sophgo/sg2044-cpus.dtsi
>   create mode 100644 arch/riscv/boot/dts/sophgo/sg2044-reset.h
>   create mode 100644 arch/riscv/boot/dts/sophgo/sg2044-sophgo-srd3-10.dts
>   create mode 100644 arch/riscv/boot/dts/sophgo/sg2044.dtsi

[......]





More information about the linux-riscv mailing list