[linux][PATCH v2 06/20] dt-bindings: cache: sifive,ccache0: add a PIC64GX compatible
Conor Dooley
conor at kernel.org
Mon Sep 30 06:47:03 PDT 2024
On Mon, Sep 30, 2024 at 10:54:35AM +0100, pierre-henry.moussay at microchip.com wrote:
> From: Pierre-Henry Moussay <pierre-henry.moussay at microchip.com>
>
> The PIC64GX use the same IP than MPFS, therefore add compatibility with
> MPFS as fallback
>
> Signed-off-by: Pierre-Henry Moussay <pierre-henry.moussay at microchip.com>
> ---
> Documentation/devicetree/bindings/cache/sifive,ccache0.yaml | 6 ++++++
> 1 file changed, 6 insertions(+)
>
> diff --git a/Documentation/devicetree/bindings/cache/sifive,ccache0.yaml b/Documentation/devicetree/bindings/cache/sifive,ccache0.yaml
> index 7e8cebe21584..9d064feb2ab1 100644
> --- a/Documentation/devicetree/bindings/cache/sifive,ccache0.yaml
> +++ b/Documentation/devicetree/bindings/cache/sifive,ccache0.yaml
> @@ -47,6 +47,11 @@ properties:
> - const: microchip,mpfs-ccache
> - const: sifive,fu540-c000-ccache
> - const: cache
> + - items:
> + - const: microchip,pic64gx-ccache
> + - const: microchip,mpfs-ccache
> + - const: sifive,fu540-c000-ccache
> + - const: cache
>
> cache-block-size:
> const: 64
> @@ -93,6 +98,7 @@ allOf:
> - starfive,jh7100-ccache
> - starfive,jh7110-ccache
> - microchip,mpfs-ccache
> + - microchip,pic64gx-ccache
Is this required? Shouldn't the fallback activate it?
>
> then:
> properties:
> --
> 2.30.2
>
-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 228 bytes
Desc: not available
URL: <http://lists.infradead.org/pipermail/linux-riscv/attachments/20240930/0ab0f326/attachment.sig>
More information about the linux-riscv
mailing list